]> git.proxmox.com Git - qemu.git/blame - target-ppc/helper_regs.h
Gprof prooved the PowerPC emulation spent too much time in MSR load and store
[qemu.git] / target-ppc / helper_regs.h
CommitLineData
0411a972
JM
1/*
2 * PowerPC emulation special registers manipulation helpers for qemu.
3 *
4 * Copyright (c) 2003-2007 Jocelyn Mayer
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 */
20
21#if !defined(__HELPER_REGS_H__)
22#define __HELPER_REGS_H__
23
24static always_inline target_ulong hreg_load_xer (CPUPPCState *env)
25{
26 return (xer_so << XER_SO) |
27 (xer_ov << XER_OV) |
28 (xer_ca << XER_CA) |
29 (xer_bc << XER_BC) |
30 (xer_cmp << XER_CMP);
31}
32
33static always_inline void hreg_store_xer (CPUPPCState *env, target_ulong value)
34{
35 xer_so = (value >> XER_SO) & 0x01;
36 xer_ov = (value >> XER_OV) & 0x01;
37 xer_ca = (value >> XER_CA) & 0x01;
38 xer_cmp = (value >> XER_CMP) & 0xFF;
39 xer_bc = (value >> XER_BC) & 0x7F;
40}
41
42/* Swap temporary saved registers with GPRs */
43static always_inline void hreg_swap_gpr_tgpr (CPUPPCState *env)
44{
45 ppc_gpr_t tmp;
46
47 tmp = env->gpr[0];
48 env->gpr[0] = env->tgpr[0];
49 env->tgpr[0] = tmp;
50 tmp = env->gpr[1];
51 env->gpr[1] = env->tgpr[1];
52 env->tgpr[1] = tmp;
53 tmp = env->gpr[2];
54 env->gpr[2] = env->tgpr[2];
55 env->tgpr[2] = tmp;
56 tmp = env->gpr[3];
57 env->gpr[3] = env->tgpr[3];
58 env->tgpr[3] = tmp;
59}
60
61static always_inline void hreg_compute_hflags (CPUPPCState *env)
62{
63 target_ulong hflags_mask;
64
65 /* We 'forget' FE0 & FE1: we'll never generate imprecise exceptions */
66 hflags_mask = (1 << MSR_VR) | (1 << MSR_AP) | (1 << MSR_SA) |
67 (1 << MSR_PR) | (1 << MSR_FP) | (1 << MSR_SE) | (1 << MSR_BE) |
68 (1 << MSR_LE);
69#if defined (TARGET_PPC64)
70 hflags_mask |= (1ULL << MSR_CM) | (1ULL << MSR_SF);
71#if defined (TARGET_PPC64H)
72 hflags_mask |= 1ULL << MSR_HV;
73 /* Precompute MMU index */
74 if (msr_pr == 0 && msr_hv != 0)
75 env->mmu_idx = 2;
76 else
77#endif
78#endif
79 env->mmu_idx = 1 - msr_pr;
80 env->hflags = env->msr & hflags_mask;
81}
82
83static always_inline int hreg_store_msr (CPUPPCState *env, target_ulong value)
84{
85 int enter_pm, excp;
86
87 excp = 0;
88 value &= env->msr_mask;
89#if !defined (CONFIG_USER_ONLY)
90 if (((value >> MSR_IR) & 1) != msr_ir ||
91 ((value >> MSR_DR) & 1) != msr_dr) {
92 /* Flush all tlb when changing translation mode */
93 tlb_flush(env, 1);
94 excp = POWERPC_EXCP_NONE;
95 env->interrupt_request |= CPU_INTERRUPT_EXITTB;
96 }
97 if (unlikely((env->flags & POWERPC_FLAG_TGPR) &&
98 ((value ^ env->msr) & (1 << MSR_TGPR)))) {
99 /* Swap temporary saved registers with GPRs */
100 hreg_swap_gpr_tgpr(env);
101 }
102 if (unlikely((value >> MSR_EP) & 1) != msr_ep) {
103 /* Change the exception prefix on PowerPC 601 */
104 env->excp_prefix = ((value >> MSR_EP) & 1) * 0xFFF00000;
105 }
106#endif
107 env->msr = value;
108 hreg_compute_hflags(env);
109 enter_pm = 0;
110#if !defined (CONFIG_USER_ONLY)
111 if (unlikely(msr_pow == 1)) {
112 switch (env->excp_model) {
113 case POWERPC_EXCP_603:
114 case POWERPC_EXCP_603E:
115 case POWERPC_EXCP_G2:
116 /* Don't handle SLEEP mode: we should disable all clocks...
117 * No dynamic power-management.
118 */
119 if ((env->spr[SPR_HID0] & 0x00C00000) != 0)
120 enter_pm = 1;
121 break;
122 case POWERPC_EXCP_604:
123 enter_pm = 1;
124 break;
125 case POWERPC_EXCP_7x0:
126 if ((env->spr[SPR_HID0] & 0x00E00000) != 0)
127 enter_pm = 1;
128 break;
129 default:
130 break;
131 }
132 if (enter_pm) {
133 env->halted = 1;
134 excp = EXCP_HALTED;
135 }
136 }
137#endif
138
139 return excp;
140}
141
142#endif /* !defined(__HELPER_REGS_H__) */