]> git.proxmox.com Git - qemu.git/blame - target-ppc/translate.c
projects / qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
win32 patch (kazu)
[qemu.git] / target-ppc / translate.c
CommitLineData
79aceca5
FB		 1/*
2 * PPC emulation for qemu: main translation routines.
3 *
4 * Copyright (c) 2003 Jocelyn Mayer
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 */
20#include "dyngen-exec.h"
21#include "cpu.h"
22#include "exec.h"
23#include "disas.h"
24
25//#define DO_SINGLE_STEP
26//#define DO_STEP_FLUSH
9a64fbe4 27//#define DEBUG_DISAS
79aceca5
FB		 28
29enum {
30#define DEF(s, n, copy_size) INDEX_op_ ## s,
31#include "opc.h"
32#undef DEF
33 NB_OPS,
34};
35
36static uint16_t *gen_opc_ptr;
37static uint32_t *gen_opparam_ptr;
38
39#include "gen-op.h"
28b6751f 40
28b6751f 41#define GEN8(func, NAME) \
9a64fbe4
FB		 42static GenOpFunc *NAME ## _table [8] = { \
43NAME ## 0, NAME ## 1, NAME ## 2, NAME ## 3, \
44NAME ## 4, NAME ## 5, NAME ## 6, NAME ## 7, \
45}; \
46static inline void func(int n) \
47{ \
48 NAME ## _table[n](); \
49}
50
51#define GEN16(func, NAME) \
52static GenOpFunc *NAME ## _table [16] = { \
53NAME ## 0, NAME ## 1, NAME ## 2, NAME ## 3, \
54NAME ## 4, NAME ## 5, NAME ## 6, NAME ## 7, \
55NAME ## 8, NAME ## 9, NAME ## 10, NAME ## 11, \
56NAME ## 12, NAME ## 13, NAME ## 14, NAME ## 15, \
57}; \
58static inline void func(int n) \
59{ \
60 NAME ## _table[n](); \
28b6751f
FB		 61}
62
63#define GEN32(func, NAME) \
9a64fbe4
FB		 64static GenOpFunc *NAME ## _table [32] = { \
65NAME ## 0, NAME ## 1, NAME ## 2, NAME ## 3, \
66NAME ## 4, NAME ## 5, NAME ## 6, NAME ## 7, \
67NAME ## 8, NAME ## 9, NAME ## 10, NAME ## 11, \
68NAME ## 12, NAME ## 13, NAME ## 14, NAME ## 15, \
69NAME ## 16, NAME ## 17, NAME ## 18, NAME ## 19, \
70NAME ## 20, NAME ## 21, NAME ## 22, NAME ## 23, \
71NAME ## 24, NAME ## 25, NAME ## 26, NAME ## 27, \
72NAME ## 28, NAME ## 29, NAME ## 30, NAME ## 31, \
73}; \
74static inline void func(int n) \
75{ \
76 NAME ## _table[n](); \
77}
78
79/* Condition register moves */
80GEN8(gen_op_load_crf_T0, gen_op_load_crf_T0_crf);
81GEN8(gen_op_load_crf_T1, gen_op_load_crf_T1_crf);
82GEN8(gen_op_store_T0_crf, gen_op_store_T0_crf_crf);
83GEN8(gen_op_store_T1_crf, gen_op_store_T1_crf_crf);
28b6751f 84
fb0eaffc
FB		 85/* Floating point condition and status register moves */
86GEN8(gen_op_load_fpscr_T0, gen_op_load_fpscr_T0_fpscr);
87GEN8(gen_op_store_T0_fpscr, gen_op_store_T0_fpscr_fpscr);
88GEN8(gen_op_clear_fpscr, gen_op_clear_fpscr_fpscr);
89static GenOpFunc1 *gen_op_store_T0_fpscri_fpscr_table[8] = {
90 &gen_op_store_T0_fpscri_fpscr0,
91 &gen_op_store_T0_fpscri_fpscr1,
92 &gen_op_store_T0_fpscri_fpscr2,
93 &gen_op_store_T0_fpscri_fpscr3,
94 &gen_op_store_T0_fpscri_fpscr4,
95 &gen_op_store_T0_fpscri_fpscr5,
96 &gen_op_store_T0_fpscri_fpscr6,
97 &gen_op_store_T0_fpscri_fpscr7,
98};
99static inline void gen_op_store_T0_fpscri(int n, uint8_t param)
100{
101 (*gen_op_store_T0_fpscri_fpscr_table[n])(param);
102}
103
9a64fbe4
FB		 104/* Segment register moves */
105GEN16(gen_op_load_sr, gen_op_load_sr);
106GEN16(gen_op_store_sr, gen_op_store_sr);
28b6751f 107
9a64fbe4
FB		 108/* General purpose registers moves */
109GEN32(gen_op_load_gpr_T0, gen_op_load_gpr_T0_gpr);
110GEN32(gen_op_load_gpr_T1, gen_op_load_gpr_T1_gpr);
111GEN32(gen_op_load_gpr_T2, gen_op_load_gpr_T2_gpr);
112
113GEN32(gen_op_store_T0_gpr, gen_op_store_T0_gpr_gpr);
114GEN32(gen_op_store_T1_gpr, gen_op_store_T1_gpr_gpr);
115GEN32(gen_op_store_T2_gpr, gen_op_store_T2_gpr_gpr);
28b6751f 116
fb0eaffc
FB		 117/* floating point registers moves */
118GEN32(gen_op_load_fpr_FT0, gen_op_load_fpr_FT0_fpr);
119GEN32(gen_op_load_fpr_FT1, gen_op_load_fpr_FT1_fpr);
120GEN32(gen_op_load_fpr_FT2, gen_op_load_fpr_FT2_fpr);
121GEN32(gen_op_store_FT0_fpr, gen_op_store_FT0_fpr_fpr);
122GEN32(gen_op_store_FT1_fpr, gen_op_store_FT1_fpr_fpr);
123GEN32(gen_op_store_FT2_fpr, gen_op_store_FT2_fpr_fpr);
79aceca5
FB		 124
125static uint8_t spr_access[1024 / 2];
126
127/* internal defines */
128typedef struct DisasContext {
129 struct TranslationBlock *tb;
046d6672 130 uint32_t nip;
79aceca5 131 uint32_t opcode;
9a64fbe4
FB		 132 uint32_t exception;
133 /* Time base offset */
79aceca5 134 uint32_t tb_offset;
9a64fbe4
FB		 135 /* Decrementer offset */
136 uint32_t decr_offset;
137 /* Execution mode */
138#if !defined(CONFIG_USER_ONLY)
79aceca5 139 int supervisor;
9a64fbe4
FB		 140#endif
141 /* Routine used to access memory */
142 int mem_idx;
79aceca5
FB		 143} DisasContext;
144
145typedef struct opc_handler_t {
146 /* invalid bits */
147 uint32_t inval;
9a64fbe4
FB		 148 /* instruction type */
149 uint32_t type;
79aceca5
FB		 150 /* handler */
151 void (*handler)(DisasContext *ctx);
152} opc_handler_t;
153
9a64fbe4 154#define RET_EXCP(excp, error) \
79aceca5 155do { \
9a64fbe4
FB		 156 gen_op_queue_exception_err(excp, error); \
157 ctx->exception = excp; \
79aceca5
FB		 158 return; \
159} while (0)
160
9a64fbe4
FB		 161#define RET_INVAL() \
162RET_EXCP(EXCP_PROGRAM, EXCP_INVAL | EXCP_INVAL_INVAL)
163
164#define RET_PRIVOPC() \
165RET_EXCP(EXCP_PROGRAM, EXCP_INVAL | EXCP_PRIV_OPC)
166
167#define RET_PRIVREG() \
168RET_EXCP(EXCP_PROGRAM, EXCP_INVAL | EXCP_PRIV_REG)
79aceca5
FB		 169
170#define GEN_HANDLER(name, opc1, opc2, opc3, inval, type) \
171static void gen_##name (DisasContext *ctx); \
172GEN_OPCODE(name, opc1, opc2, opc3, inval, type); \
173static void gen_##name (DisasContext *ctx)
174
79aceca5
FB		 175typedef struct opcode_t {
176 unsigned char opc1, opc2, opc3;
79aceca5
FB		 177 opc_handler_t handler;
178} opcode_t;
179
180/* XXX: move that elsewhere */
181extern FILE *logfile;
182extern int loglevel;
183
79aceca5
FB		 184/*** Instruction decoding ***/
185#define EXTRACT_HELPER(name, shift, nb) \
186static inline uint32_t name (uint32_t opcode) \
187{ \
188 return (opcode >> (shift)) & ((1 << (nb)) - 1); \
189}
190
191#define EXTRACT_SHELPER(name, shift, nb) \
192static inline int32_t name (uint32_t opcode) \
193{ \
194 return s_ext16((opcode >> (shift)) & ((1 << (nb)) - 1)); \
195}
196
197/* Opcode part 1 */
198EXTRACT_HELPER(opc1, 26, 6);
199/* Opcode part 2 */
200EXTRACT_HELPER(opc2, 1, 5);
201/* Opcode part 3 */
202EXTRACT_HELPER(opc3, 6, 5);
203/* Update Cr0 flags */
204EXTRACT_HELPER(Rc, 0, 1);
205/* Destination */
206EXTRACT_HELPER(rD, 21, 5);
207/* Source */
208EXTRACT_HELPER(rS, 21, 5);
209/* First operand */
210EXTRACT_HELPER(rA, 16, 5);
211/* Second operand */
212EXTRACT_HELPER(rB, 11, 5);
213/* Third operand */
214EXTRACT_HELPER(rC, 6, 5);
215/*** Get CRn ***/
216EXTRACT_HELPER(crfD, 23, 3);
217EXTRACT_HELPER(crfS, 18, 3);
218EXTRACT_HELPER(crbD, 21, 5);
219EXTRACT_HELPER(crbA, 16, 5);
220EXTRACT_HELPER(crbB, 11, 5);
221/* SPR / TBL */
222EXTRACT_HELPER(SPR, 11, 10);
223/*** Get constants ***/
224EXTRACT_HELPER(IMM, 12, 8);
225/* 16 bits signed immediate value */
226EXTRACT_SHELPER(SIMM, 0, 16);
227/* 16 bits unsigned immediate value */
228EXTRACT_HELPER(UIMM, 0, 16);
229/* Bit count */
230EXTRACT_HELPER(NB, 11, 5);
231/* Shift count */
232EXTRACT_HELPER(SH, 11, 5);
233/* Mask start */
234EXTRACT_HELPER(MB, 6, 5);
235/* Mask end */
236EXTRACT_HELPER(ME, 1, 5);
fb0eaffc
FB		 237/* Trap operand */
238EXTRACT_HELPER(TO, 21, 5);
79aceca5
FB		 239
240EXTRACT_HELPER(CRM, 12, 8);
241EXTRACT_HELPER(FM, 17, 8);
242EXTRACT_HELPER(SR, 16, 4);
fb0eaffc
FB		 243EXTRACT_HELPER(FPIMM, 20, 4);
244
79aceca5
FB		 245/*** Jump target decoding ***/
246/* Displacement */
247EXTRACT_SHELPER(d, 0, 16);
248/* Immediate address */
249static inline uint32_t LI (uint32_t opcode)
250{
251 return (opcode >> 0) & 0x03FFFFFC;
252}
253
254static inline uint32_t BD (uint32_t opcode)
255{
256 return (opcode >> 0) & 0xFFFC;
257}
258
259EXTRACT_HELPER(BO, 21, 5);
260EXTRACT_HELPER(BI, 16, 5);
261/* Absolute/relative address */
262EXTRACT_HELPER(AA, 1, 1);
263/* Link */
264EXTRACT_HELPER(LK, 0, 1);
265
266/* Create a mask between <start> and <end> bits */
267static inline uint32_t MASK (uint32_t start, uint32_t end)
268{
269 uint32_t ret;
270
271 ret = (((uint32_t)(-1)) >> (start)) ^ (((uint32_t)(-1) >> (end)) >> 1);
272 if (start > end)
273 return ~ret;
274
275 return ret;
276}
277
278#define GEN_OPCODE(name, op1, op2, op3, invl, _typ) \
1ef59d0a 279__attribute__ ((section(".opcodes"), unused, aligned (8) )) \
79aceca5
FB		 280static opcode_t opc_##name = { \
281 .opc1 = op1, \
282 .opc2 = op2, \
283 .opc3 = op3, \
79aceca5
FB		 284 .handler = { \
285 .inval = invl, \
9a64fbe4 286 .type = _typ, \
79aceca5
FB		 287 .handler = &gen_##name, \
288 }, \
289}
290
291#define GEN_OPCODE_MARK(name) \
1ef59d0a 292__attribute__ ((section(".opcodes"), unused, aligned (8) )) \
79aceca5
FB		 293static opcode_t opc_##name = { \
294 .opc1 = 0xFF, \
295 .opc2 = 0xFF, \
296 .opc3 = 0xFF, \
79aceca5
FB		 297 .handler = { \
298 .inval = 0x00000000, \
9a64fbe4 299 .type = 0x00, \
79aceca5
FB		 300 .handler = NULL, \
301 }, \
302}
303
304/* Start opcode list */
305GEN_OPCODE_MARK(start);
306
307/* Invalid instruction */
9a64fbe4
FB		 308GEN_HANDLER(invalid, 0x00, 0x00, 0x00, 0xFFFFFFFF, PPC_NONE)
309{
310 RET_INVAL();
311}
312
313/* Special opcode to stop emulation */
314GEN_HANDLER(stop, 0x06, 0x00, 0xFF, 0x03FFFFC1, PPC_COMMON)
79aceca5 315{
9a64fbe4
FB		 316 gen_op_queue_exception(EXCP_HLT);
317 ctx->exception = EXCP_HLT;
318}
319
320/* Special opcode to call open-firmware */
321GEN_HANDLER(of_enter, 0x06, 0x01, 0xFF, 0x03FFFFC1, PPC_COMMON)
322{
323 gen_op_queue_exception(EXCP_OFCALL);
324 ctx->exception = EXCP_OFCALL;
325}
326
327/* Special opcode to call RTAS */
328GEN_HANDLER(rtas_enter, 0x06, 0x02, 0xFF, 0x03FFFFC1, PPC_COMMON)
329{
330 printf("RTAS entry point !\n");
331 gen_op_queue_exception(EXCP_RTASCALL);
332 ctx->exception = EXCP_RTASCALL;
79aceca5
FB		 333}
334
335static opc_handler_t invalid_handler = {
336 .inval = 0xFFFFFFFF,
9a64fbe4 337 .type = PPC_NONE,
79aceca5
FB		 338 .handler = gen_invalid,
339};
340
341/*** Integer arithmetic ***/
342#define __GEN_INT_ARITH2(name, opc1, opc2, opc3, inval) \
343GEN_HANDLER(name, opc1, opc2, opc3, inval, PPC_INTEGER) \
344{ \
345 gen_op_load_gpr_T0(rA(ctx->opcode)); \
346 gen_op_load_gpr_T1(rB(ctx->opcode)); \
347 gen_op_##name(); \
348 if (Rc(ctx->opcode) != 0) \
349 gen_op_set_Rc0(); \
350 gen_op_store_T0_gpr(rD(ctx->opcode)); \
79aceca5
FB		 351}
352
353#define __GEN_INT_ARITH2_O(name, opc1, opc2, opc3, inval) \
354GEN_HANDLER(name, opc1, opc2, opc3, inval, PPC_INTEGER) \
355{ \
356 gen_op_load_gpr_T0(rA(ctx->opcode)); \
357 gen_op_load_gpr_T1(rB(ctx->opcode)); \
358 gen_op_##name(); \
359 if (Rc(ctx->opcode) != 0) \
360 gen_op_set_Rc0_ov(); \
361 gen_op_store_T0_gpr(rD(ctx->opcode)); \
79aceca5
FB		 362}
363
364#define __GEN_INT_ARITH1(name, opc1, opc2, opc3) \
365GEN_HANDLER(name, opc1, opc2, opc3, 0x0000F800, PPC_INTEGER) \
366{ \
367 gen_op_load_gpr_T0(rA(ctx->opcode)); \
368 gen_op_##name(); \
369 if (Rc(ctx->opcode) != 0) \
370 gen_op_set_Rc0(); \
371 gen_op_store_T0_gpr(rD(ctx->opcode)); \
79aceca5
FB		 372}
373#define __GEN_INT_ARITH1_O(name, opc1, opc2, opc3) \
374GEN_HANDLER(name, opc1, opc2, opc3, 0x0000F800, PPC_INTEGER) \
375{ \
376 gen_op_load_gpr_T0(rA(ctx->opcode)); \
377 gen_op_##name(); \
378 if (Rc(ctx->opcode) != 0) \
379 gen_op_set_Rc0_ov(); \
380 gen_op_store_T0_gpr(rD(ctx->opcode)); \
79aceca5
FB		 381}
382
383/* Two operands arithmetic functions */
384#define GEN_INT_ARITH2(name, opc1, opc2, opc3) \
385__GEN_INT_ARITH2(name, opc1, opc2, opc3, 0x00000000) \
386__GEN_INT_ARITH2_O(name##o, opc1, opc2, opc3 | 0x10, 0x00000000)
387
388/* Two operands arithmetic functions with no overflow allowed */
389#define GEN_INT_ARITHN(name, opc1, opc2, opc3) \
390__GEN_INT_ARITH2(name, opc1, opc2, opc3, 0x00000400)
391
392/* One operand arithmetic functions */
393#define GEN_INT_ARITH1(name, opc1, opc2, opc3) \
394__GEN_INT_ARITH1(name, opc1, opc2, opc3) \
395__GEN_INT_ARITH1_O(name##o, opc1, opc2, opc3 | 0x10)
396
397/* add add. addo addo. */
398GEN_INT_ARITH2 (add, 0x1F, 0x0A, 0x08);
399/* addc addc. addco addco. */
400GEN_INT_ARITH2 (addc, 0x1F, 0x0A, 0x00);
401/* adde adde. addeo addeo. */
402GEN_INT_ARITH2 (adde, 0x1F, 0x0A, 0x04);
403/* addme addme. addmeo addmeo. */
404GEN_INT_ARITH1 (addme, 0x1F, 0x0A, 0x07);
405/* addze addze. addzeo addzeo. */
406GEN_INT_ARITH1 (addze, 0x1F, 0x0A, 0x06);
407/* divw divw. divwo divwo. */
408GEN_INT_ARITH2 (divw, 0x1F, 0x0B, 0x0F);
409/* divwu divwu. divwuo divwuo. */
410GEN_INT_ARITH2 (divwu, 0x1F, 0x0B, 0x0E);
411/* mulhw mulhw. */
412GEN_INT_ARITHN (mulhw, 0x1F, 0x0B, 0x02);
413/* mulhwu mulhwu. */
414GEN_INT_ARITHN (mulhwu, 0x1F, 0x0B, 0x00);
415/* mullw mullw. mullwo mullwo. */
416GEN_INT_ARITH2 (mullw, 0x1F, 0x0B, 0x07);
417/* neg neg. nego nego. */
418GEN_INT_ARITH1 (neg, 0x1F, 0x08, 0x03);
419/* subf subf. subfo subfo. */
420GEN_INT_ARITH2 (subf, 0x1F, 0x08, 0x01);
421/* subfc subfc. subfco subfco. */
422GEN_INT_ARITH2 (subfc, 0x1F, 0x08, 0x00);
423/* subfe subfe. subfeo subfeo. */
424GEN_INT_ARITH2 (subfe, 0x1F, 0x08, 0x04);
425/* subfme subfme. subfmeo subfmeo. */
426GEN_INT_ARITH1 (subfme, 0x1F, 0x08, 0x07);
427/* subfze subfze. subfzeo subfzeo. */
428GEN_INT_ARITH1 (subfze, 0x1F, 0x08, 0x06);
429/* addi */
430GEN_HANDLER(addi, 0x0E, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
431{
432 int32_t simm = SIMM(ctx->opcode);
433
434 if (rA(ctx->opcode) == 0) {
435 gen_op_set_T0(simm);
436 } else {
437 gen_op_load_gpr_T0(rA(ctx->opcode));
438 gen_op_addi(simm);
439 }
440 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 441}
442/* addic */
443GEN_HANDLER(addic, 0x0C, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
444{
445 gen_op_load_gpr_T0(rA(ctx->opcode));
446 gen_op_addic(SIMM(ctx->opcode));
447 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 448}
449/* addic. */
450GEN_HANDLER(addic_, 0x0D, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
451{
452 gen_op_load_gpr_T0(rA(ctx->opcode));
453 gen_op_addic(SIMM(ctx->opcode));
454 gen_op_set_Rc0();
455 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 456}
457/* addis */
458GEN_HANDLER(addis, 0x0F, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
459{
460 int32_t simm = SIMM(ctx->opcode);
461
462 if (rA(ctx->opcode) == 0) {
463 gen_op_set_T0(simm << 16);
464 } else {
465 gen_op_load_gpr_T0(rA(ctx->opcode));
466 gen_op_addi(simm << 16);
467 }
468 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 469}
470/* mulli */
471GEN_HANDLER(mulli, 0x07, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
472{
473 gen_op_load_gpr_T0(rA(ctx->opcode));
474 gen_op_mulli(SIMM(ctx->opcode));
475 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 476}
477/* subfic */
478GEN_HANDLER(subfic, 0x08, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
479{
480 gen_op_load_gpr_T0(rA(ctx->opcode));
481 gen_op_subfic(SIMM(ctx->opcode));
482 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 483}
484
485/*** Integer comparison ***/
486#define GEN_CMP(name, opc) \
487GEN_HANDLER(name, 0x1F, 0x00, opc, 0x00400000, PPC_INTEGER) \
488{ \
489 gen_op_load_gpr_T0(rA(ctx->opcode)); \
490 gen_op_load_gpr_T1(rB(ctx->opcode)); \
491 gen_op_##name(); \
492 gen_op_store_T0_crf(crfD(ctx->opcode)); \
79aceca5
FB		 493}
494
495/* cmp */
496GEN_CMP(cmp, 0x00);
497/* cmpi */
498GEN_HANDLER(cmpi, 0x0B, 0xFF, 0xFF, 0x00400000, PPC_INTEGER)
499{
500 gen_op_load_gpr_T0(rA(ctx->opcode));
501 gen_op_cmpi(SIMM(ctx->opcode));
502 gen_op_store_T0_crf(crfD(ctx->opcode));
79aceca5
FB		 503}
504/* cmpl */
505GEN_CMP(cmpl, 0x01);
506/* cmpli */
507GEN_HANDLER(cmpli, 0x0A, 0xFF, 0xFF, 0x00400000, PPC_INTEGER)
508{
509 gen_op_load_gpr_T0(rA(ctx->opcode));
510 gen_op_cmpli(UIMM(ctx->opcode));
511 gen_op_store_T0_crf(crfD(ctx->opcode));
79aceca5
FB		 512}
513
514/*** Integer logical ***/
515#define __GEN_LOGICAL2(name, opc2, opc3) \
516GEN_HANDLER(name, 0x1F, opc2, opc3, 0x00000000, PPC_INTEGER) \
517{ \
518 gen_op_load_gpr_T0(rS(ctx->opcode)); \
519 gen_op_load_gpr_T1(rB(ctx->opcode)); \
520 gen_op_##name(); \
521 if (Rc(ctx->opcode) != 0) \
522 gen_op_set_Rc0(); \
523 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 524}
525#define GEN_LOGICAL2(name, opc) \
526__GEN_LOGICAL2(name, 0x1C, opc)
527
528#define GEN_LOGICAL1(name, opc) \
529GEN_HANDLER(name, 0x1F, 0x1A, opc, 0x00000000, PPC_INTEGER) \
530{ \
531 gen_op_load_gpr_T0(rS(ctx->opcode)); \
532 gen_op_##name(); \
533 if (Rc(ctx->opcode) != 0) \
534 gen_op_set_Rc0(); \
535 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 536}
537
538/* and & and. */
539GEN_LOGICAL2(and, 0x00);
540/* andc & andc. */
541GEN_LOGICAL2(andc, 0x01);
542/* andi. */
543GEN_HANDLER(andi_, 0x1C, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
544{
545 gen_op_load_gpr_T0(rS(ctx->opcode));
546 gen_op_andi_(UIMM(ctx->opcode));
547 gen_op_set_Rc0();
548 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 549}
550/* andis. */
551GEN_HANDLER(andis_, 0x1D, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
552{
553 gen_op_load_gpr_T0(rS(ctx->opcode));
554 gen_op_andi_(UIMM(ctx->opcode) << 16);
555 gen_op_set_Rc0();
556 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 557}
558
559/* cntlzw */
560GEN_LOGICAL1(cntlzw, 0x00);
561/* eqv & eqv. */
562GEN_LOGICAL2(eqv, 0x08);
563/* extsb & extsb. */
564GEN_LOGICAL1(extsb, 0x1D);
565/* extsh & extsh. */
566GEN_LOGICAL1(extsh, 0x1C);
567/* nand & nand. */
568GEN_LOGICAL2(nand, 0x0E);
569/* nor & nor. */
570GEN_LOGICAL2(nor, 0x03);
9a64fbe4 571
79aceca5 572/* or & or. */
9a64fbe4
FB		 573GEN_HANDLER(or, 0x1F, 0x1C, 0x0D, 0x00000000, PPC_INTEGER)
574{
575 gen_op_load_gpr_T0(rS(ctx->opcode));
576 /* Optimisation for mr case */
577 if (rS(ctx->opcode) != rB(ctx->opcode)) {
578 gen_op_load_gpr_T1(rB(ctx->opcode));
579 gen_op_or();
580 }
581 if (Rc(ctx->opcode) != 0)
582 gen_op_set_Rc0();
583 gen_op_store_T0_gpr(rA(ctx->opcode));
584}
585
79aceca5
FB		 586/* orc & orc. */
587GEN_LOGICAL2(orc, 0x0C);
588/* xor & xor. */
9a64fbe4
FB		 589GEN_HANDLER(xor, 0x1F, 0x1C, 0x09, 0x00000000, PPC_INTEGER)
590{
591 gen_op_load_gpr_T0(rS(ctx->opcode));
592 /* Optimisation for "set to zero" case */
593 if (rS(ctx->opcode) != rB(ctx->opcode)) {
594 gen_op_load_gpr_T1(rB(ctx->opcode));
595 gen_op_xor();
596 } else {
597 gen_op_set_T0(0);
598 }
599 if (Rc(ctx->opcode) != 0)
600 gen_op_set_Rc0();
601 gen_op_store_T0_gpr(rA(ctx->opcode));
602}
79aceca5
FB		 603/* ori */
604GEN_HANDLER(ori, 0x18, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
605{
606 uint32_t uimm = UIMM(ctx->opcode);
607
9a64fbe4
FB		 608 if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) {
609 /* NOP */
610 return;
79aceca5 611 }
79aceca5 612 gen_op_load_gpr_T0(rS(ctx->opcode));
9a64fbe4 613 if (uimm != 0)
79aceca5
FB		 614 gen_op_ori(uimm);
615 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 616}
617/* oris */
618GEN_HANDLER(oris, 0x19, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
619{
620 uint32_t uimm = UIMM(ctx->opcode);
621
9a64fbe4
FB		 622 if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) {
623 /* NOP */
624 return;
79aceca5 625 }
79aceca5 626 gen_op_load_gpr_T0(rS(ctx->opcode));
9a64fbe4 627 if (uimm != 0)
79aceca5
FB		 628 gen_op_ori(uimm << 16);
629 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 630}
631/* xori */
632GEN_HANDLER(xori, 0x1A, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
633{
9a64fbe4
FB		 634 uint32_t uimm = UIMM(ctx->opcode);
635
636 if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) {
637 /* NOP */
638 return;
639 }
79aceca5 640 gen_op_load_gpr_T0(rS(ctx->opcode));
9a64fbe4 641 if (uimm != 0)
79aceca5
FB		 642 gen_op_xori(UIMM(ctx->opcode));
643 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 644}
645
646/* xoris */
647GEN_HANDLER(xoris, 0x1B, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
648{
9a64fbe4
FB		 649 uint32_t uimm = UIMM(ctx->opcode);
650
651 if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) {
652 /* NOP */
653 return;
654 }
79aceca5 655 gen_op_load_gpr_T0(rS(ctx->opcode));
9a64fbe4 656 if (uimm != 0)
79aceca5
FB		 657 gen_op_xori(UIMM(ctx->opcode) << 16);
658 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 659}
660
661/*** Integer rotate ***/
662/* rlwimi & rlwimi. */
663GEN_HANDLER(rlwimi, 0x14, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
664{
665 uint32_t mb, me;
666
667 mb = MB(ctx->opcode);
668 me = ME(ctx->opcode);
669 gen_op_load_gpr_T0(rS(ctx->opcode));
fb0eaffc 670 gen_op_load_gpr_T1(rA(ctx->opcode));
79aceca5
FB		 671 gen_op_rlwimi(SH(ctx->opcode), MASK(mb, me), ~MASK(mb, me));
672 if (Rc(ctx->opcode) != 0)
673 gen_op_set_Rc0();
674 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 675}
676/* rlwinm & rlwinm. */
677GEN_HANDLER(rlwinm, 0x15, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
678{
679 uint32_t mb, me, sh;
680
681 sh = SH(ctx->opcode);
682 mb = MB(ctx->opcode);
683 me = ME(ctx->opcode);
684 gen_op_load_gpr_T0(rS(ctx->opcode));
79aceca5
FB		 685 if (mb == 0) {
686 if (me == 31) {
687 gen_op_rotlwi(sh);
688 goto store;
689 } else if (me == (31 - sh)) {
690 gen_op_slwi(sh);
691 goto store;
692 } else if (sh == 0) {
693 gen_op_andi_(MASK(0, me));
694 goto store;
695 }
696 } else if (me == 31) {
697 if (sh == (32 - mb)) {
698 gen_op_srwi(mb);
699 goto store;
700 } else if (sh == 0) {
701 gen_op_andi_(MASK(mb, 31));
702 goto store;
703 }
704 }
705 gen_op_rlwinm(sh, MASK(mb, me));
706store:
707 if (Rc(ctx->opcode) != 0)
708 gen_op_set_Rc0();
709 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 710}
711/* rlwnm & rlwnm. */
712GEN_HANDLER(rlwnm, 0x17, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
713{
714 uint32_t mb, me;
715
716 mb = MB(ctx->opcode);
717 me = ME(ctx->opcode);
718 gen_op_load_gpr_T0(rS(ctx->opcode));
719 gen_op_load_gpr_T1(rB(ctx->opcode));
720 if (mb == 0 && me == 31) {
721 gen_op_rotl();
722 } else
723 {
724 gen_op_rlwnm(MASK(mb, me));
725 }
726 if (Rc(ctx->opcode) != 0)
727 gen_op_set_Rc0();
728 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 729}
730
731/*** Integer shift ***/
732/* slw & slw. */
733__GEN_LOGICAL2(slw, 0x18, 0x00);
734/* sraw & sraw. */
735__GEN_LOGICAL2(sraw, 0x18, 0x18);
736/* srawi & srawi. */
737GEN_HANDLER(srawi, 0x1F, 0x18, 0x19, 0x00000000, PPC_INTEGER)
738{
739 gen_op_load_gpr_T0(rS(ctx->opcode));
740 gen_op_srawi(SH(ctx->opcode), MASK(32 - SH(ctx->opcode), 31));
741 if (Rc(ctx->opcode) != 0)
742 gen_op_set_Rc0();
743 gen_op_store_T0_gpr(rA(ctx->opcode));
79aceca5
FB		 744}
745/* srw & srw. */
746__GEN_LOGICAL2(srw, 0x18, 0x10);
747
748/*** Floating-Point arithmetic ***/
9a64fbe4
FB		 749#define _GEN_FLOAT_ACB(name, op1, op2) \
750GEN_HANDLER(f##name, op1, op2, 0xFF, 0x00000000, PPC_FLOAT) \
751{ \
752 gen_op_reset_scrfx(); \
753 gen_op_load_fpr_FT0(rA(ctx->opcode)); \
754 gen_op_load_fpr_FT1(rC(ctx->opcode)); \
755 gen_op_load_fpr_FT2(rB(ctx->opcode)); \
756 gen_op_f##name(); \
757 gen_op_store_FT0_fpr(rD(ctx->opcode)); \
758 if (Rc(ctx->opcode)) \
759 gen_op_set_Rc1(); \
760}
761
762#define GEN_FLOAT_ACB(name, op2) \
763_GEN_FLOAT_ACB(name, 0x3F, op2); \
764_GEN_FLOAT_ACB(name##s, 0x3B, op2);
765
766#define _GEN_FLOAT_AB(name, op1, op2, inval) \
767GEN_HANDLER(f##name, op1, op2, 0xFF, inval, PPC_FLOAT) \
768{ \
769 gen_op_reset_scrfx(); \
770 gen_op_load_fpr_FT0(rA(ctx->opcode)); \
771 gen_op_load_fpr_FT1(rB(ctx->opcode)); \
772 gen_op_f##name(); \
773 gen_op_store_FT0_fpr(rD(ctx->opcode)); \
774 if (Rc(ctx->opcode)) \
775 gen_op_set_Rc1(); \
776}
777#define GEN_FLOAT_AB(name, op2, inval) \
778_GEN_FLOAT_AB(name, 0x3F, op2, inval); \
779_GEN_FLOAT_AB(name##s, 0x3B, op2, inval);
780
781#define _GEN_FLOAT_AC(name, op1, op2, inval) \
782GEN_HANDLER(f##name, op1, op2, 0xFF, inval, PPC_FLOAT) \
783{ \
784 gen_op_reset_scrfx(); \
785 gen_op_load_fpr_FT0(rA(ctx->opcode)); \
786 gen_op_load_fpr_FT1(rC(ctx->opcode)); \
787 gen_op_f##name(); \
788 gen_op_store_FT0_fpr(rD(ctx->opcode)); \
789 if (Rc(ctx->opcode)) \
790 gen_op_set_Rc1(); \
791}
792#define GEN_FLOAT_AC(name, op2, inval) \
793_GEN_FLOAT_AC(name, 0x3F, op2, inval); \
794_GEN_FLOAT_AC(name##s, 0x3B, op2, inval);
795
796#define GEN_FLOAT_B(name, op2, op3) \
797GEN_HANDLER(f##name, 0x3F, op2, op3, 0x001F0000, PPC_FLOAT) \
798{ \
799 gen_op_reset_scrfx(); \
800 gen_op_load_fpr_FT0(rB(ctx->opcode)); \
801 gen_op_f##name(); \
802 gen_op_store_FT0_fpr(rD(ctx->opcode)); \
803 if (Rc(ctx->opcode)) \
804 gen_op_set_Rc1(); \
79aceca5
FB		 805}
806
9a64fbe4
FB		 807#define GEN_FLOAT_BS(name, op2) \
808GEN_HANDLER(f##name, 0x3F, op2, 0xFF, 0x001F07C0, PPC_FLOAT) \
809{ \
810 gen_op_reset_scrfx(); \
811 gen_op_load_fpr_FT0(rB(ctx->opcode)); \
812 gen_op_f##name(); \
813 gen_op_store_FT0_fpr(rD(ctx->opcode)); \
814 if (Rc(ctx->opcode)) \
815 gen_op_set_Rc1(); \
79aceca5
FB		 816}
817
9a64fbe4
FB		 818/* fadd - fadds */
819GEN_FLOAT_AB(add, 0x15, 0x000007C0);
79aceca5 820/* fdiv */
9a64fbe4 821GEN_FLOAT_AB(div, 0x12, 0x000007C0);
79aceca5 822/* fmul */
9a64fbe4 823GEN_FLOAT_AC(mul, 0x19, 0x0000F800);
79aceca5
FB		 824
825/* fres */
9a64fbe4 826GEN_FLOAT_BS(res, 0x18);
79aceca5
FB		 827
828/* frsqrte */
9a64fbe4 829GEN_FLOAT_BS(rsqrte, 0x1A);
79aceca5
FB		 830
831/* fsel */
9a64fbe4 832_GEN_FLOAT_ACB(sel, 0x3F, 0x17);
79aceca5 833/* fsub */
9a64fbe4 834GEN_FLOAT_AB(sub, 0x14, 0x000007C0);
79aceca5
FB		 835/* Optional: */
836/* fsqrt */
9a64fbe4 837GEN_FLOAT_BS(sqrt, 0x16);
79aceca5 838
9a64fbe4 839GEN_HANDLER(fsqrts, 0x3B, 0x16, 0xFF, 0x001F07C0, PPC_FLOAT_OPT)
79aceca5 840{
9a64fbe4
FB		 841 gen_op_reset_scrfx();
842 gen_op_load_fpr_FT0(rB(ctx->opcode));
843 gen_op_fsqrts();
844 gen_op_store_FT0_fpr(rD(ctx->opcode));
845 if (Rc(ctx->opcode))
846 gen_op_set_Rc1();
79aceca5
FB		 847}
848
849/*** Floating-Point multiply-and-add ***/
850/* fmadd */
9a64fbe4 851GEN_FLOAT_ACB(madd, 0x1D);
79aceca5 852/* fmsub */
9a64fbe4 853GEN_FLOAT_ACB(msub, 0x1C);
79aceca5 854/* fnmadd */
9a64fbe4 855GEN_FLOAT_ACB(nmadd, 0x1F);
79aceca5 856/* fnmsub */
9a64fbe4 857GEN_FLOAT_ACB(nmsub, 0x1E);
79aceca5
FB		 858
859/*** Floating-Point round & convert ***/
860/* fctiw */
9a64fbe4 861GEN_FLOAT_B(ctiw, 0x0E, 0x00);
79aceca5 862/* fctiwz */
9a64fbe4 863GEN_FLOAT_B(ctiwz, 0x0F, 0x00);
79aceca5 864/* frsp */
9a64fbe4 865GEN_FLOAT_B(rsp, 0x0C, 0x00);
79aceca5
FB		 866
867/*** Floating-Point compare ***/
868/* fcmpo */
869GEN_HANDLER(fcmpo, 0x3F, 0x00, 0x00, 0x00600001, PPC_FLOAT)
870{
9a64fbe4
FB		 871 gen_op_reset_scrfx();
872 gen_op_load_fpr_FT0(rA(ctx->opcode));
873 gen_op_load_fpr_FT1(rB(ctx->opcode));
874 gen_op_fcmpo();
875 gen_op_store_T0_crf(crfD(ctx->opcode));
79aceca5
FB		 876}
877
878/* fcmpu */
879GEN_HANDLER(fcmpu, 0x3F, 0x00, 0x01, 0x00600001, PPC_FLOAT)
880{
9a64fbe4
FB		 881 gen_op_reset_scrfx();
882 gen_op_load_fpr_FT0(rA(ctx->opcode));
883 gen_op_load_fpr_FT1(rB(ctx->opcode));
884 gen_op_fcmpu();
885 gen_op_store_T0_crf(crfD(ctx->opcode));
79aceca5
FB		 886}
887
9a64fbe4
FB		 888/*** Floating-point move ***/
889/* fabs */
890GEN_FLOAT_B(abs, 0x08, 0x08);
891
892/* fmr - fmr. */
893GEN_HANDLER(fmr, 0x3F, 0x08, 0x02, 0x001F0000, PPC_FLOAT)
894{
895 gen_op_reset_scrfx();
896 gen_op_load_fpr_FT0(rB(ctx->opcode));
897 gen_op_store_FT0_fpr(rD(ctx->opcode));
898 if (Rc(ctx->opcode))
899 gen_op_set_Rc1();
900}
901
902/* fnabs */
903GEN_FLOAT_B(nabs, 0x08, 0x04);
904/* fneg */
905GEN_FLOAT_B(neg, 0x08, 0x01);
906
79aceca5
FB		 907/*** Floating-Point status & ctrl register ***/
908/* mcrfs */
909GEN_HANDLER(mcrfs, 0x3F, 0x00, 0x02, 0x0063F801, PPC_FLOAT)
910{
fb0eaffc
FB		 911 gen_op_load_fpscr_T0(crfS(ctx->opcode));
912 gen_op_store_T0_crf(crfD(ctx->opcode));
913 gen_op_clear_fpscr(crfS(ctx->opcode));
79aceca5
FB		 914}
915
916/* mffs */
917GEN_HANDLER(mffs, 0x3F, 0x07, 0x12, 0x001FF800, PPC_FLOAT)
918{
28b6751f 919 gen_op_load_fpscr();
fb0eaffc
FB		 920 gen_op_store_FT0_fpr(rD(ctx->opcode));
921 if (Rc(ctx->opcode))
922 gen_op_set_Rc1();
79aceca5
FB		 923}
924
925/* mtfsb0 */
926GEN_HANDLER(mtfsb0, 0x3F, 0x06, 0x02, 0x001FF800, PPC_FLOAT)
927{
fb0eaffc
FB		 928 uint8_t crb;
929
930 crb = crbD(ctx->opcode) >> 2;
931 gen_op_load_fpscr_T0(crb);
932 gen_op_andi_(~(1 << (crbD(ctx->opcode) & 0x03)));
933 gen_op_store_T0_fpscr(crb);
934 if (Rc(ctx->opcode))
935 gen_op_set_Rc1();
79aceca5
FB		 936}
937
938/* mtfsb1 */
939GEN_HANDLER(mtfsb1, 0x3F, 0x06, 0x01, 0x001FF800, PPC_FLOAT)
940{
fb0eaffc
FB		 941 uint8_t crb;
942
943 crb = crbD(ctx->opcode) >> 2;
944 gen_op_load_fpscr_T0(crb);
945 gen_op_ori(1 << (crbD(ctx->opcode) & 0x03));
946 gen_op_store_T0_fpscr(crb);
947 if (Rc(ctx->opcode))
948 gen_op_set_Rc1();
79aceca5
FB		 949}
950
951/* mtfsf */
952GEN_HANDLER(mtfsf, 0x3F, 0x07, 0x16, 0x02010000, PPC_FLOAT)
953{
fb0eaffc 954 gen_op_load_fpr_FT0(rB(ctx->opcode));
28b6751f 955 gen_op_store_fpscr(FM(ctx->opcode));
fb0eaffc
FB		 956 if (Rc(ctx->opcode))
957 gen_op_set_Rc1();
79aceca5
FB		 958}
959
960/* mtfsfi */
961GEN_HANDLER(mtfsfi, 0x3F, 0x06, 0x04, 0x006f0800, PPC_FLOAT)
962{
fb0eaffc
FB		 963 gen_op_store_T0_fpscri(crbD(ctx->opcode) >> 2, FPIMM(ctx->opcode));
964 if (Rc(ctx->opcode))
965 gen_op_set_Rc1();
79aceca5
FB		 966}
967
968/*** Integer load ***/
9a64fbe4
FB		 969#if defined(CONFIG_USER_ONLY)
970#define op_ldst(name) gen_op_##name##_raw()
971#define OP_LD_TABLE(width)
972#define OP_ST_TABLE(width)
973#else
974#define op_ldst(name) (*gen_op_##name[ctx->mem_idx])()
975#define OP_LD_TABLE(width) \
976static GenOpFunc *gen_op_l##width[] = { \
977 &gen_op_l##width##_user, \
978 &gen_op_l##width##_kernel, \
979}
980#define OP_ST_TABLE(width) \
981static GenOpFunc *gen_op_st##width[] = { \
982 &gen_op_st##width##_user, \
983 &gen_op_st##width##_kernel, \
984}
985#endif
986
987#define GEN_LD(width, opc) \
79aceca5
FB		 988GEN_HANDLER(l##width, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \
989{ \
990 uint32_t simm = SIMM(ctx->opcode); \
991 if (rA(ctx->opcode) == 0) { \
9a64fbe4 992 gen_op_set_T0(simm); \
79aceca5
FB		 993 } else { \
994 gen_op_load_gpr_T0(rA(ctx->opcode)); \
9a64fbe4
FB		 995 if (simm != 0) \
996 gen_op_addi(simm); \
79aceca5 997 } \
9a64fbe4 998 op_ldst(l##width); \
79aceca5 999 gen_op_store_T1_gpr(rD(ctx->opcode)); \
79aceca5
FB		 1000}
1001
9a64fbe4 1002#define GEN_LDU(width, opc) \
79aceca5
FB		 1003GEN_HANDLER(l##width##u, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \
1004{ \
9a64fbe4 1005 uint32_t simm = SIMM(ctx->opcode); \
79aceca5 1006 if (rA(ctx->opcode) == 0 || \
9a64fbe4
FB		 1007 rA(ctx->opcode) == rD(ctx->opcode)) { \
1008 RET_INVAL(); \
1009 } \
79aceca5 1010 gen_op_load_gpr_T0(rA(ctx->opcode)); \
9a64fbe4
FB		 1011 if (simm != 0) \
1012 gen_op_addi(simm); \
1013 op_ldst(l##width); \
79aceca5
FB		 1014 gen_op_store_T1_gpr(rD(ctx->opcode)); \
1015 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 1016}
1017
9a64fbe4 1018#define GEN_LDUX(width, opc) \
79aceca5
FB		 1019GEN_HANDLER(l##width##ux, 0x1F, 0x17, opc, 0x00000001, PPC_INTEGER) \
1020{ \
1021 if (rA(ctx->opcode) == 0 || \
9a64fbe4
FB		 1022 rA(ctx->opcode) == rD(ctx->opcode)) { \
1023 RET_INVAL(); \
1024 } \
79aceca5
FB		 1025 gen_op_load_gpr_T0(rA(ctx->opcode)); \
1026 gen_op_load_gpr_T1(rB(ctx->opcode)); \
9a64fbe4
FB		 1027 gen_op_add(); \
1028 op_ldst(l##width); \
79aceca5
FB		 1029 gen_op_store_T1_gpr(rD(ctx->opcode)); \
1030 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 1031}
1032
9a64fbe4 1033#define GEN_LDX(width, opc2, opc3) \
79aceca5
FB		 1034GEN_HANDLER(l##width##x, 0x1F, opc2, opc3, 0x00000001, PPC_INTEGER) \
1035{ \
1036 if (rA(ctx->opcode) == 0) { \
1037 gen_op_load_gpr_T0(rB(ctx->opcode)); \
79aceca5
FB		 1038 } else { \
1039 gen_op_load_gpr_T0(rA(ctx->opcode)); \
1040 gen_op_load_gpr_T1(rB(ctx->opcode)); \
9a64fbe4 1041 gen_op_add(); \
79aceca5 1042 } \
9a64fbe4 1043 op_ldst(l##width); \
79aceca5 1044 gen_op_store_T1_gpr(rD(ctx->opcode)); \
79aceca5
FB		 1045}
1046
9a64fbe4
FB		 1047#define GEN_LDS(width, op) \
1048OP_LD_TABLE(width); \
1049GEN_LD(width, op | 0x20); \
1050GEN_LDU(width, op | 0x21); \
1051GEN_LDUX(width, op | 0x01); \
1052GEN_LDX(width, 0x17, op | 0x00)
79aceca5
FB		 1053
1054/* lbz lbzu lbzux lbzx */
9a64fbe4 1055GEN_LDS(bz, 0x02);
79aceca5 1056/* lha lhau lhaux lhax */
9a64fbe4 1057GEN_LDS(ha, 0x0A);
79aceca5 1058/* lhz lhzu lhzux lhzx */
9a64fbe4 1059GEN_LDS(hz, 0x08);
79aceca5 1060/* lwz lwzu lwzux lwzx */
9a64fbe4 1061GEN_LDS(wz, 0x00);
79aceca5
FB		 1062
1063/*** Integer store ***/
9a64fbe4 1064#define GEN_ST(width, opc) \
79aceca5
FB		 1065GEN_HANDLER(st##width, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \
1066{ \
1067 uint32_t simm = SIMM(ctx->opcode); \
1068 if (rA(ctx->opcode) == 0) { \
9a64fbe4 1069 gen_op_set_T0(simm); \
79aceca5
FB		 1070 } else { \
1071 gen_op_load_gpr_T0(rA(ctx->opcode)); \
9a64fbe4
FB		 1072 if (simm != 0) \
1073 gen_op_addi(simm); \
79aceca5 1074 } \
9a64fbe4
FB		 1075 gen_op_load_gpr_T1(rS(ctx->opcode)); \
1076 op_ldst(st##width); \
79aceca5
FB		 1077}
1078
9a64fbe4 1079#define GEN_STU(width, opc) \
79aceca5
FB		 1080GEN_HANDLER(st##width##u, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \
1081{ \
9a64fbe4
FB		 1082 uint32_t simm = SIMM(ctx->opcode); \
1083 if (rA(ctx->opcode) == 0) { \
1084 RET_INVAL(); \
1085 } \
79aceca5 1086 gen_op_load_gpr_T0(rA(ctx->opcode)); \
9a64fbe4
FB		 1087 if (simm != 0) \
1088 gen_op_addi(simm); \
79aceca5 1089 gen_op_load_gpr_T1(rS(ctx->opcode)); \
9a64fbe4 1090 op_ldst(st##width); \
79aceca5 1091 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 1092}
1093
9a64fbe4 1094#define GEN_STUX(width, opc) \
79aceca5
FB		 1095GEN_HANDLER(st##width##ux, 0x1F, 0x17, opc, 0x00000001, PPC_INTEGER) \
1096{ \
9a64fbe4
FB		 1097 if (rA(ctx->opcode) == 0) { \
1098 RET_INVAL(); \
1099 } \
79aceca5
FB		 1100 gen_op_load_gpr_T0(rA(ctx->opcode)); \
1101 gen_op_load_gpr_T1(rB(ctx->opcode)); \
9a64fbe4
FB		 1102 gen_op_add(); \
1103 gen_op_load_gpr_T1(rS(ctx->opcode)); \
1104 op_ldst(st##width); \
79aceca5 1105 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 1106}
1107
9a64fbe4 1108#define GEN_STX(width, opc2, opc3) \
79aceca5
FB		 1109GEN_HANDLER(st##width##x, 0x1F, opc2, opc3, 0x00000001, PPC_INTEGER) \
1110{ \
1111 if (rA(ctx->opcode) == 0) { \
1112 gen_op_load_gpr_T0(rB(ctx->opcode)); \
79aceca5
FB		 1113 } else { \
1114 gen_op_load_gpr_T0(rA(ctx->opcode)); \
1115 gen_op_load_gpr_T1(rB(ctx->opcode)); \
9a64fbe4 1116 gen_op_add(); \
79aceca5 1117 } \
9a64fbe4
FB		 1118 gen_op_load_gpr_T1(rS(ctx->opcode)); \
1119 op_ldst(st##width); \
79aceca5
FB		 1120}
1121
9a64fbe4
FB		 1122#define GEN_STS(width, op) \
1123OP_ST_TABLE(width); \
1124GEN_ST(width, op | 0x20); \
1125GEN_STU(width, op | 0x21); \
1126GEN_STUX(width, op | 0x01); \
1127GEN_STX(width, 0x17, op | 0x00)
79aceca5
FB		 1128
1129/* stb stbu stbux stbx */
9a64fbe4 1130GEN_STS(b, 0x06);
79aceca5 1131/* sth sthu sthux sthx */
9a64fbe4 1132GEN_STS(h, 0x0C);
79aceca5 1133/* stw stwu stwux stwx */
9a64fbe4 1134GEN_STS(w, 0x04);
79aceca5
FB		 1135
1136/*** Integer load and store with byte reverse ***/
1137/* lhbrx */
9a64fbe4
FB		 1138OP_LD_TABLE(hbr);
1139GEN_LDX(hbr, 0x16, 0x18);
79aceca5 1140/* lwbrx */
9a64fbe4
FB		 1141OP_LD_TABLE(wbr);
1142GEN_LDX(wbr, 0x16, 0x10);
79aceca5 1143/* sthbrx */
9a64fbe4
FB		 1144OP_ST_TABLE(hbr);
1145GEN_STX(hbr, 0x16, 0x1C);
79aceca5 1146/* stwbrx */
9a64fbe4
FB		 1147OP_ST_TABLE(wbr);
1148GEN_STX(wbr, 0x16, 0x14);
79aceca5
FB		 1149
1150/*** Integer load and store multiple ***/
9a64fbe4
FB		 1151#if defined(CONFIG_USER_ONLY)
1152#define op_ldstm(name, reg) gen_op_##name##_raw(reg)
1153#else
1154#define op_ldstm(name, reg) (*gen_op_##name[ctx->mem_idx])(reg)
1155static GenOpFunc1 *gen_op_lmw[] = {
1156 &gen_op_lmw_user,
1157 &gen_op_lmw_kernel,
1158};
1159static GenOpFunc1 *gen_op_stmw[] = {
1160 &gen_op_stmw_user,
1161 &gen_op_stmw_kernel,
1162};
1163#endif
1164
79aceca5
FB		 1165/* lmw */
1166GEN_HANDLER(lmw, 0x2E, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
1167{
9a64fbe4
FB		 1168 int simm = SIMM(ctx->opcode);
1169
79aceca5 1170 if (rA(ctx->opcode) == 0) {
9a64fbe4 1171 gen_op_set_T0(simm);
79aceca5
FB		 1172 } else {
1173 gen_op_load_gpr_T0(rA(ctx->opcode));
9a64fbe4
FB		 1174 if (simm != 0)
1175 gen_op_addi(simm);
79aceca5 1176 }
9a64fbe4 1177 op_ldstm(lmw, rD(ctx->opcode));
79aceca5
FB		 1178}
1179
1180/* stmw */
1181GEN_HANDLER(stmw, 0x2F, 0xFF, 0xFF, 0x00000000, PPC_INTEGER)
1182{
9a64fbe4
FB		 1183 int simm = SIMM(ctx->opcode);
1184
79aceca5 1185 if (rA(ctx->opcode) == 0) {
9a64fbe4 1186 gen_op_set_T0(simm);
79aceca5
FB		 1187 } else {
1188 gen_op_load_gpr_T0(rA(ctx->opcode));
9a64fbe4
FB		 1189 if (simm != 0)
1190 gen_op_addi(simm);
79aceca5 1191 }
9a64fbe4 1192 op_ldstm(stmw, rS(ctx->opcode));
79aceca5
FB		 1193}
1194
1195/*** Integer load and store strings ***/
9a64fbe4
FB		 1196#if defined(CONFIG_USER_ONLY)
1197#define op_ldsts(name, start) gen_op_##name##_raw(start)
1198#define op_ldstsx(name, rd, ra, rb) gen_op_##name##_raw(rd, ra, rb)
1199#else
1200#define op_ldsts(name, start) (*gen_op_##name[ctx->mem_idx])(start)
1201#define op_ldstsx(name, rd, ra, rb) (*gen_op_##name[ctx->mem_idx])(rd, ra, rb)
1202static GenOpFunc1 *gen_op_lswi[] = {
1203 &gen_op_lswi_user,
1204 &gen_op_lswi_kernel,
1205};
1206static GenOpFunc3 *gen_op_lswx[] = {
1207 &gen_op_lswx_user,
1208 &gen_op_lswx_kernel,
1209};
1210static GenOpFunc1 *gen_op_stsw[] = {
1211 &gen_op_stsw_user,
1212 &gen_op_stsw_kernel,
1213};
1214#endif
1215
79aceca5 1216/* lswi */
9a64fbe4
FB		 1217/* PPC32 specification says we must generate an exception if
1218 * rA is in the range of registers to be loaded.
1219 * In an other hand, IBM says this is valid, but rA won't be loaded.
1220 * For now, I'll follow the spec...
1221 */
79aceca5
FB		 1222GEN_HANDLER(lswi, 0x1F, 0x15, 0x12, 0x00000001, PPC_INTEGER)
1223{
1224 int nb = NB(ctx->opcode);
1225 int start = rD(ctx->opcode);
9a64fbe4 1226 int ra = rA(ctx->opcode);
79aceca5
FB		 1227 int nr;
1228
1229 if (nb == 0)
1230 nb = 32;
1231 nr = nb / 4;
297d8e62
FB		 1232 if (((start + nr) > 32 && start <= ra && (start + nr - 32) > ra) ||
1233 ((start + nr) <= 32 && start <= ra && (start + nr) > ra)) {
9a64fbe4 1234 RET_EXCP(EXCP_PROGRAM, EXCP_INVAL | EXCP_INVAL_LSWX);
297d8e62 1235 }
9a64fbe4 1236 if (ra == 0) {
79aceca5
FB		 1237 gen_op_set_T0(0);
1238 } else {
9a64fbe4 1239 gen_op_load_gpr_T0(ra);
79aceca5 1240 }
9a64fbe4
FB		 1241 gen_op_set_T1(nb);
1242 op_ldsts(lswi, start);
79aceca5
FB		 1243}
1244
1245/* lswx */
1246GEN_HANDLER(lswx, 0x1F, 0x15, 0x10, 0x00000001, PPC_INTEGER)
1247{
9a64fbe4
FB		 1248 int ra = rA(ctx->opcode);
1249 int rb = rB(ctx->opcode);
1250
1251 if (ra == 0) {
1252 gen_op_load_gpr_T0(rb);
1253 ra = rb;
79aceca5 1254 } else {
9a64fbe4
FB		 1255 gen_op_load_gpr_T0(ra);
1256 gen_op_load_gpr_T1(rb);
1257 gen_op_add();
79aceca5 1258 }
9a64fbe4
FB		 1259 gen_op_load_xer_bc();
1260 op_ldstsx(lswx, rD(ctx->opcode), ra, rb);
79aceca5
FB		 1261}
1262
1263/* stswi */
1264GEN_HANDLER(stswi, 0x1F, 0x15, 0x16, 0x00000001, PPC_INTEGER)
1265{
79aceca5
FB		 1266 if (rA(ctx->opcode) == 0) {
1267 gen_op_set_T0(0);
1268 } else {
1269 gen_op_load_gpr_T0(rA(ctx->opcode));
1270 }
9a64fbe4
FB		 1271 gen_op_set_T1(NB(ctx->opcode));
1272 op_ldsts(stsw, rS(ctx->opcode));
79aceca5
FB		 1273}
1274
1275/* stswx */
1276GEN_HANDLER(stswx, 0x1F, 0x15, 0x14, 0x00000001, PPC_INTEGER)
1277{
9a64fbe4
FB		 1278 int ra = rA(ctx->opcode);
1279
1280 if (ra == 0) {
1281 gen_op_load_gpr_T0(rB(ctx->opcode));
1282 ra = rB(ctx->opcode);
79aceca5 1283 } else {
9a64fbe4
FB		 1284 gen_op_load_gpr_T0(ra);
1285 gen_op_load_gpr_T1(rB(ctx->opcode));
1286 gen_op_add();
79aceca5 1287 }
9a64fbe4
FB		 1288 gen_op_load_xer_bc();
1289 op_ldsts(stsw, rS(ctx->opcode));
79aceca5
FB		 1290}
1291
1292/*** Memory synchronisation ***/
1293/* eieio */
1294GEN_HANDLER(eieio, 0x1F, 0x16, 0x1A, 0x03FF0801, PPC_MEM)
1295{
79aceca5
FB		 1296}
1297
1298/* isync */
1299GEN_HANDLER(isync, 0x13, 0x16, 0xFF, 0x03FF0801, PPC_MEM)
1300{
79aceca5
FB		 1301}
1302
1303/* lwarx */
9a64fbe4 1304#if defined(CONFIG_USER_ONLY)
985a19d6 1305#define op_lwarx() gen_op_lwarx_raw()
9a64fbe4
FB		 1306#define op_stwcx() gen_op_stwcx_raw()
1307#else
985a19d6
FB		 1308#define op_lwarx() (*gen_op_lwarx[ctx->mem_idx])()
1309static GenOpFunc *gen_op_lwarx[] = {
1310 &gen_op_lwarx_user,
1311 &gen_op_lwarx_kernel,
1312};
9a64fbe4
FB		 1313#define op_stwcx() (*gen_op_stwcx[ctx->mem_idx])()
1314static GenOpFunc *gen_op_stwcx[] = {
1315 &gen_op_stwcx_user,
1316 &gen_op_stwcx_kernel,
1317};
1318#endif
1319
1320GEN_HANDLER(lwarx, 0x1F, 0x14, 0xFF, 0x00000001, PPC_RES)
79aceca5 1321{
79aceca5
FB		 1322 if (rA(ctx->opcode) == 0) {
1323 gen_op_load_gpr_T0(rB(ctx->opcode));
79aceca5
FB		 1324 } else {
1325 gen_op_load_gpr_T0(rA(ctx->opcode));
1326 gen_op_load_gpr_T1(rB(ctx->opcode));
9a64fbe4 1327 gen_op_add();
79aceca5 1328 }
985a19d6 1329 op_lwarx();
79aceca5 1330 gen_op_store_T1_gpr(rD(ctx->opcode));
79aceca5
FB		 1331}
1332
1333/* stwcx. */
9a64fbe4 1334GEN_HANDLER(stwcx_, 0x1F, 0x16, 0x04, 0x00000000, PPC_RES)
79aceca5 1335{
79aceca5
FB		 1336 if (rA(ctx->opcode) == 0) {
1337 gen_op_load_gpr_T0(rB(ctx->opcode));
79aceca5
FB		 1338 } else {
1339 gen_op_load_gpr_T0(rA(ctx->opcode));
1340 gen_op_load_gpr_T1(rB(ctx->opcode));
9a64fbe4 1341 gen_op_add();
79aceca5 1342 }
9a64fbe4
FB		 1343 gen_op_load_gpr_T1(rS(ctx->opcode));
1344 op_stwcx();
79aceca5
FB		 1345}
1346
1347/* sync */
1348GEN_HANDLER(sync, 0x1F, 0x16, 0x12, 0x03FF0801, PPC_MEM)
1349{
79aceca5
FB		 1350}
1351
1352/*** Floating-point load ***/
9a64fbe4
FB		 1353#define GEN_LDF(width, opc) \
1354GEN_HANDLER(l##width, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \
79aceca5
FB		 1355{ \
1356 uint32_t simm = SIMM(ctx->opcode); \
1357 if (rA(ctx->opcode) == 0) { \
9a64fbe4 1358 gen_op_set_T0(simm); \
79aceca5
FB		 1359 } else { \
1360 gen_op_load_gpr_T0(rA(ctx->opcode)); \
9a64fbe4
FB		 1361 if (simm != 0) \
1362 gen_op_addi(simm); \
79aceca5 1363 } \
9a64fbe4
FB		 1364 op_ldst(l##width); \
1365 gen_op_store_FT1_fpr(rD(ctx->opcode)); \
79aceca5
FB		 1366}
1367
9a64fbe4
FB		 1368#define GEN_LDUF(width, opc) \
1369GEN_HANDLER(l##width##u, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \
79aceca5 1370{ \
9a64fbe4 1371 uint32_t simm = SIMM(ctx->opcode); \
79aceca5 1372 if (rA(ctx->opcode) == 0 || \
9a64fbe4
FB		 1373 rA(ctx->opcode) == rD(ctx->opcode)) { \
1374 RET_INVAL(); \
1375 } \
79aceca5 1376 gen_op_load_gpr_T0(rA(ctx->opcode)); \
9a64fbe4
FB		 1377 if (simm != 0) \
1378 gen_op_addi(simm); \
1379 op_ldst(l##width); \
1380 gen_op_store_FT1_fpr(rD(ctx->opcode)); \
79aceca5 1381 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 1382}
1383
9a64fbe4
FB		 1384#define GEN_LDUXF(width, opc) \
1385GEN_HANDLER(l##width##ux, 0x1F, 0x17, opc, 0x00000001, PPC_INTEGER) \
79aceca5
FB		 1386{ \
1387 if (rA(ctx->opcode) == 0 || \
9a64fbe4
FB		 1388 rA(ctx->opcode) == rD(ctx->opcode)) { \
1389 RET_INVAL(); \
1390 } \
79aceca5
FB		 1391 gen_op_load_gpr_T0(rA(ctx->opcode)); \
1392 gen_op_load_gpr_T1(rB(ctx->opcode)); \
9a64fbe4
FB		 1393 gen_op_add(); \
1394 op_ldst(l##width); \
1395 gen_op_store_FT1_fpr(rD(ctx->opcode)); \
79aceca5 1396 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 1397}
1398
9a64fbe4
FB		 1399#define GEN_LDXF(width, opc2, opc3) \
1400GEN_HANDLER(l##width##x, 0x1F, opc2, opc3, 0x00000001, PPC_INTEGER) \
79aceca5
FB		 1401{ \
1402 if (rA(ctx->opcode) == 0) { \
1403 gen_op_load_gpr_T0(rB(ctx->opcode)); \
79aceca5
FB		 1404 } else { \
1405 gen_op_load_gpr_T0(rA(ctx->opcode)); \
1406 gen_op_load_gpr_T1(rB(ctx->opcode)); \
9a64fbe4 1407 gen_op_add(); \
79aceca5 1408 } \
9a64fbe4
FB		 1409 op_ldst(l##width); \
1410 gen_op_store_FT1_fpr(rD(ctx->opcode)); \
79aceca5
FB		 1411}
1412
9a64fbe4
FB		 1413#define GEN_LDFS(width, op) \
1414OP_LD_TABLE(width); \
1415GEN_LDF(width, op | 0x20); \
1416GEN_LDUF(width, op | 0x21); \
1417GEN_LDUXF(width, op | 0x01); \
1418GEN_LDXF(width, 0x17, op | 0x00)
79aceca5
FB		 1419
1420/* lfd lfdu lfdux lfdx */
9a64fbe4 1421GEN_LDFS(fd, 0x12);
79aceca5 1422/* lfs lfsu lfsux lfsx */
9a64fbe4 1423GEN_LDFS(fs, 0x10);
79aceca5
FB		 1424
1425/*** Floating-point store ***/
1426#define GEN_STF(width, opc) \
9a64fbe4 1427GEN_HANDLER(st##width, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \
79aceca5
FB		 1428{ \
1429 uint32_t simm = SIMM(ctx->opcode); \
1430 if (rA(ctx->opcode) == 0) { \
9a64fbe4 1431 gen_op_set_T0(simm); \
79aceca5
FB		 1432 } else { \
1433 gen_op_load_gpr_T0(rA(ctx->opcode)); \
9a64fbe4
FB		 1434 if (simm != 0) \
1435 gen_op_addi(simm); \
79aceca5 1436 } \
9a64fbe4
FB		 1437 gen_op_load_fpr_FT1(rS(ctx->opcode)); \
1438 op_ldst(st##width); \
79aceca5
FB		 1439}
1440
9a64fbe4
FB		 1441#define GEN_STUF(width, opc) \
1442GEN_HANDLER(st##width##u, opc, 0xFF, 0xFF, 0x00000000, PPC_INTEGER) \
79aceca5 1443{ \
9a64fbe4
FB		 1444 uint32_t simm = SIMM(ctx->opcode); \
1445 if (rA(ctx->opcode) == 0) { \
1446 RET_INVAL(); \
1447 } \
79aceca5 1448 gen_op_load_gpr_T0(rA(ctx->opcode)); \
9a64fbe4
FB		 1449 if (simm != 0) \
1450 gen_op_addi(simm); \
1451 gen_op_load_fpr_FT1(rS(ctx->opcode)); \
1452 op_ldst(st##width); \
79aceca5 1453 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 1454}
1455
9a64fbe4
FB		 1456#define GEN_STUXF(width, opc) \
1457GEN_HANDLER(st##width##ux, 0x1F, 0x17, opc, 0x00000001, PPC_INTEGER) \
79aceca5 1458{ \
9a64fbe4
FB		 1459 if (rA(ctx->opcode) == 0) { \
1460 RET_INVAL(); \
1461 } \
79aceca5
FB		 1462 gen_op_load_gpr_T0(rA(ctx->opcode)); \
1463 gen_op_load_gpr_T1(rB(ctx->opcode)); \
9a64fbe4
FB		 1464 gen_op_add(); \
1465 gen_op_load_fpr_FT1(rS(ctx->opcode)); \
1466 op_ldst(st##width); \
79aceca5 1467 gen_op_store_T0_gpr(rA(ctx->opcode)); \
79aceca5
FB		 1468}
1469
9a64fbe4
FB		 1470#define GEN_STXF(width, opc2, opc3) \
1471GEN_HANDLER(st##width##x, 0x1F, opc2, opc3, 0x00000001, PPC_INTEGER) \
79aceca5
FB		 1472{ \
1473 if (rA(ctx->opcode) == 0) { \
1474 gen_op_load_gpr_T0(rB(ctx->opcode)); \
79aceca5
FB		 1475 } else { \
1476 gen_op_load_gpr_T0(rA(ctx->opcode)); \
1477 gen_op_load_gpr_T1(rB(ctx->opcode)); \
9a64fbe4 1478 gen_op_add(); \
79aceca5 1479 } \
9a64fbe4
FB		 1480 gen_op_load_fpr_FT1(rS(ctx->opcode)); \
1481 op_ldst(st##width); \
79aceca5
FB		 1482}
1483
9a64fbe4
FB		 1484#define GEN_STFS(width, op) \
1485OP_ST_TABLE(width); \
1486GEN_STF(width, op | 0x20); \
1487GEN_STUF(width, op | 0x21); \
1488GEN_STUXF(width, op | 0x01); \
1489GEN_STXF(width, 0x17, op | 0x00)
79aceca5
FB		 1490
1491/* stfd stfdu stfdux stfdx */
9a64fbe4 1492GEN_STFS(fd, 0x16);
79aceca5 1493/* stfs stfsu stfsux stfsx */
9a64fbe4 1494GEN_STFS(fs, 0x14);
79aceca5
FB		 1495
1496/* Optional: */
1497/* stfiwx */
1498GEN_HANDLER(stfiwx, 0x1F, 0x17, 0x1E, 0x00000001, PPC_FLOAT)
1499{
9a64fbe4 1500 RET_INVAL();
79aceca5
FB		 1501}
1502
1503/*** Branch ***/
79aceca5
FB		 1504
1505/* b ba bl bla */
1506GEN_HANDLER(b, 0x12, 0xFF, 0xFF, 0x00000000, PPC_FLOW)
1507{
1508 uint32_t li = s_ext24(LI(ctx->opcode)), target;
1509
9a64fbe4
FB		 1510 gen_op_update_tb(ctx->tb_offset);
1511 gen_op_update_decr(ctx->decr_offset);
046d6672 1512 gen_op_process_exceptions(ctx->nip - 4);
79aceca5 1513 if (AA(ctx->opcode) == 0)
046d6672 1514 target = ctx->nip + li - 4;
79aceca5 1515 else
9a64fbe4 1516 target = li;
9a64fbe4 1517 if (LK(ctx->opcode)) {
046d6672 1518 gen_op_setlr(ctx->nip);
9a64fbe4 1519 }
e98a6e40 1520 gen_op_b((long)ctx->tb, target);
9a64fbe4 1521 ctx->exception = EXCP_BRANCH;
79aceca5
FB		 1522}
1523
e98a6e40
FB		 1524#define BCOND_IM 0
1525#define BCOND_LR 1
1526#define BCOND_CTR 2
1527
1528static inline void gen_bcond(DisasContext *ctx, int type)
1529{
1530 uint32_t target = 0;
1531 uint32_t bo = BO(ctx->opcode);
1532 uint32_t bi = BI(ctx->opcode);
1533 uint32_t mask;
1534 uint32_t li;
1535
1536 gen_op_update_tb(ctx->tb_offset);
1537 gen_op_update_decr(ctx->decr_offset);
046d6672 1538 gen_op_process_exceptions(ctx->nip - 4);
e98a6e40
FB		 1539
1540 if ((bo & 0x4) == 0)
1541 gen_op_dec_ctr();
1542 switch(type) {
1543 case BCOND_IM:
1544 li = s_ext16(BD(ctx->opcode));
1545 if (AA(ctx->opcode) == 0) {
046d6672 1546 target = ctx->nip + li - 4;
e98a6e40
FB		 1547 } else {
1548 target = li;
1549 }
1550 break;
1551 case BCOND_CTR:
1552 gen_op_movl_T1_ctr();
1553 break;
1554 default:
1555 case BCOND_LR:
1556 gen_op_movl_T1_lr();
1557 break;
1558 }
1559 if (LK(ctx->opcode)) {
046d6672 1560 gen_op_setlr(ctx->nip);
e98a6e40
FB		 1561 }
1562 if (bo & 0x10) {
1563 /* No CR condition */
1564 switch (bo & 0x6) {
1565 case 0:
1566 gen_op_test_ctr();
1567 break;
1568 case 2:
1569 gen_op_test_ctrz();
1570 break;
1571 default:
1572 case 4:
1573 case 6:
1574 if (type == BCOND_IM) {
1575 gen_op_b((long)ctx->tb, target);
1576 } else {
1577 gen_op_b_T1();
e98a6e40
FB		 1578 }
1579 goto no_test;
1580 }
1581 } else {
1582 mask = 1 << (3 - (bi & 0x03));
1583 gen_op_load_crf_T0(bi >> 2);
1584 if (bo & 0x8) {
1585 switch (bo & 0x6) {
1586 case 0:
1587 gen_op_test_ctr_true(mask);
1588 break;
1589 case 2:
1590 gen_op_test_ctrz_true(mask);
1591 break;
1592 default:
1593 case 4:
1594 case 6:
1595 gen_op_test_true(mask);
1596 break;
1597 }
1598 } else {
1599 switch (bo & 0x6) {
1600 case 0:
1601 gen_op_test_ctr_false(mask);
1602 break;
1603 case 2:
1604 gen_op_test_ctrz_false(mask);
1605 break;
1606 default:
1607 case 4:
1608 case 6:
1609 gen_op_test_false(mask);
1610 break;
1611 }
1612 }
1613 }
1614 if (type == BCOND_IM) {
046d6672 1615 gen_op_btest((long)ctx->tb, target, ctx->nip);
e98a6e40 1616 } else {
046d6672 1617 gen_op_btest_T1(ctx->nip);
e98a6e40
FB		 1618 }
1619 no_test:
1620 ctx->exception = EXCP_BRANCH;
1621}
1622
1623GEN_HANDLER(bc, 0x10, 0xFF, 0xFF, 0x00000000, PPC_FLOW)
1624{
1625 gen_bcond(ctx, BCOND_IM);
1626}
1627
1628GEN_HANDLER(bcctr, 0x13, 0x10, 0x10, 0x00000000, PPC_FLOW)
1629{
1630 gen_bcond(ctx, BCOND_CTR);
1631}
1632
1633GEN_HANDLER(bclr, 0x13, 0x10, 0x00, 0x00000000, PPC_FLOW)
1634{
1635 gen_bcond(ctx, BCOND_LR);
1636}
79aceca5
FB		 1637
1638/*** Condition register logical ***/
1639#define GEN_CRLOGIC(op, opc) \
1640GEN_HANDLER(cr##op, 0x13, 0x01, opc, 0x00000001, PPC_INTEGER) \
1641{ \
1642 gen_op_load_crf_T0(crbA(ctx->opcode) >> 2); \
1643 gen_op_getbit_T0(3 - (crbA(ctx->opcode) & 0x03)); \
1644 gen_op_load_crf_T1(crbB(ctx->opcode) >> 2); \
1645 gen_op_getbit_T1(3 - (crbB(ctx->opcode) & 0x03)); \
1646 gen_op_##op(); \
1647 gen_op_load_crf_T1(crbD(ctx->opcode) >> 2); \
1648 gen_op_setcrfbit(~(1 << (3 - (crbD(ctx->opcode) & 0x03))), \
1649 3 - (crbD(ctx->opcode) & 0x03)); \
1650 gen_op_store_T1_crf(crbD(ctx->opcode) >> 2); \
79aceca5
FB		 1651}
1652
1653/* crand */
1654GEN_CRLOGIC(and, 0x08)
1655/* crandc */
1656GEN_CRLOGIC(andc, 0x04)
1657/* creqv */
1658GEN_CRLOGIC(eqv, 0x09)
1659/* crnand */
1660GEN_CRLOGIC(nand, 0x07)
1661/* crnor */
1662GEN_CRLOGIC(nor, 0x01)
1663/* cror */
1664GEN_CRLOGIC(or, 0x0E)
1665/* crorc */
1666GEN_CRLOGIC(orc, 0x0D)
1667/* crxor */
1668GEN_CRLOGIC(xor, 0x06)
1669/* mcrf */
1670GEN_HANDLER(mcrf, 0x13, 0x00, 0xFF, 0x00000001, PPC_INTEGER)
1671{
1672 gen_op_load_crf_T0(crfS(ctx->opcode));
1673 gen_op_store_T0_crf(crfD(ctx->opcode));
79aceca5
FB		 1674}
1675
1676/*** System linkage ***/
1677/* rfi (supervisor only) */
1678GEN_HANDLER(rfi, 0x13, 0x12, 0xFF, 0x03FF8001, PPC_FLOW)
1679{
9a64fbe4
FB		 1680#if defined(CONFIG_USER_ONLY)
1681 RET_PRIVOPC();
1682#else
1683 /* Restore CPU state */
1684 if (!ctx->supervisor) {
1685 RET_PRIVOPC();
1686 }
1687 gen_op_rfi();
1688 ctx->exception = EXCP_RFI;
1689#endif
79aceca5
FB		 1690}
1691
1692/* sc */
1693GEN_HANDLER(sc, 0x11, 0xFF, 0xFF, 0x03FFFFFD, PPC_FLOW)
1694{
9a64fbe4
FB		 1695#if defined(CONFIG_USER_ONLY)
1696 gen_op_queue_exception(EXCP_SYSCALL_USER);
1697#else
1698 gen_op_queue_exception(EXCP_SYSCALL);
1699#endif
1700 ctx->exception = EXCP_SYSCALL;
79aceca5
FB		 1701}
1702
1703/*** Trap ***/
1704/* tw */
1705GEN_HANDLER(tw, 0x1F, 0x04, 0xFF, 0x00000001, PPC_FLOW)
1706{
9a64fbe4
FB		 1707 gen_op_load_gpr_T0(rA(ctx->opcode));
1708 gen_op_load_gpr_T1(rB(ctx->opcode));
1709 gen_op_tw(TO(ctx->opcode));
79aceca5
FB		 1710}
1711
1712/* twi */
1713GEN_HANDLER(twi, 0x03, 0xFF, 0xFF, 0x00000000, PPC_FLOW)
1714{
9a64fbe4
FB		 1715 gen_op_load_gpr_T0(rA(ctx->opcode));
1716#if 0
1717 printf("%s: param=0x%04x T0=0x%04x\n", __func__,
1718 SIMM(ctx->opcode), TO(ctx->opcode));
1719#endif
1720 gen_op_twi(SIMM(ctx->opcode), TO(ctx->opcode));
79aceca5
FB		 1721}
1722
1723/*** Processor control ***/
1724static inline int check_spr_access (int spr, int rw, int supervisor)
1725{
1726 uint32_t rights = spr_access[spr >> 1] >> (4 * (spr & 1));
1727
9a64fbe4
FB		 1728#if 0
1729 if (spr != LR && spr != CTR) {
1730 if (loglevel > 0) {
1731 fprintf(logfile, "%s reg=%d s=%d rw=%d r=0x%02x 0x%02x\n", __func__,
1732 SPR_ENCODE(spr), supervisor, rw, rights,
1733 (rights >> ((2 * supervisor) + rw)) & 1);
1734 } else {
1735 printf("%s reg=%d s=%d rw=%d r=0x%02x 0x%02x\n", __func__,
1736 SPR_ENCODE(spr), supervisor, rw, rights,
1737 (rights >> ((2 * supervisor) + rw)) & 1);
1738 }
1739 }
1740#endif
1741 if (rights == 0)
1742 return -1;
79aceca5
FB		 1743 rights = rights >> (2 * supervisor);
1744 rights = rights >> rw;
1745
1746 return rights & 1;
1747}
1748
1749/* mcrxr */
1750GEN_HANDLER(mcrxr, 0x1F, 0x00, 0x10, 0x007FF801, PPC_MISC)
1751{
1752 gen_op_load_xer_cr();
1753 gen_op_store_T0_crf(crfD(ctx->opcode));
1754 gen_op_clear_xer_cr();
79aceca5
FB		 1755}
1756
1757/* mfcr */
1758GEN_HANDLER(mfcr, 0x1F, 0x13, 0x00, 0x001FF801, PPC_MISC)
1759{
1760 gen_op_load_cr();
1761 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 1762}
1763
1764/* mfmsr */
1765GEN_HANDLER(mfmsr, 0x1F, 0x13, 0x02, 0x001FF801, PPC_MISC)
1766{
9a64fbe4
FB		 1767#if defined(CONFIG_USER_ONLY)
1768 RET_PRIVREG();
1769#else
1770 if (!ctx->supervisor) {
1771 RET_PRIVREG();
1772 }
79aceca5
FB		 1773 gen_op_load_msr();
1774 gen_op_store_T0_gpr(rD(ctx->opcode));
9a64fbe4 1775#endif
79aceca5
FB		 1776}
1777
1778/* mfspr */
1779GEN_HANDLER(mfspr, 0x1F, 0x13, 0x0A, 0x00000001, PPC_MISC)
1780{
1781 uint32_t sprn = SPR(ctx->opcode);
1782
9a64fbe4
FB		 1783#if defined(CONFIG_USER_ONLY)
1784 switch (check_spr_access(sprn, 0, 0))
1785#else
1786 switch (check_spr_access(sprn, 0, ctx->supervisor))
1787#endif
1788 {
1789 case -1:
1790 RET_EXCP(EXCP_PROGRAM, EXCP_INVAL | EXCP_INVAL_SPR);
1791 break;
1792 case 0:
1793 RET_PRIVREG();
1794 break;
1795 default:
1796 break;
79aceca5 1797 }
9a64fbe4
FB		 1798 switch (sprn) {
1799 case XER:
79aceca5
FB		 1800 gen_op_load_xer();
1801 break;
9a64fbe4
FB		 1802 case LR:
1803 gen_op_load_lr();
1804 break;
1805 case CTR:
1806 gen_op_load_ctr();
1807 break;
1808 case IBAT0U:
1809 gen_op_load_ibat(0, 0);
1810 break;
1811 case IBAT1U:
1812 gen_op_load_ibat(0, 1);
1813 break;
1814 case IBAT2U:
1815 gen_op_load_ibat(0, 2);
1816 break;
1817 case IBAT3U:
1818 gen_op_load_ibat(0, 3);
1819 break;
1820 case IBAT4U:
1821 gen_op_load_ibat(0, 4);
1822 break;
1823 case IBAT5U:
1824 gen_op_load_ibat(0, 5);
1825 break;
1826 case IBAT6U:
1827 gen_op_load_ibat(0, 6);
1828 break;
1829 case IBAT7U:
1830 gen_op_load_ibat(0, 7);
1831 break;
1832 case IBAT0L:
1833 gen_op_load_ibat(1, 0);
1834 break;
1835 case IBAT1L:
1836 gen_op_load_ibat(1, 1);
1837 break;
1838 case IBAT2L:
1839 gen_op_load_ibat(1, 2);
1840 break;
1841 case IBAT3L:
1842 gen_op_load_ibat(1, 3);
1843 break;
1844 case IBAT4L:
1845 gen_op_load_ibat(1, 4);
1846 break;
1847 case IBAT5L:
1848 gen_op_load_ibat(1, 5);
1849 break;
1850 case IBAT6L:
1851 gen_op_load_ibat(1, 6);
1852 break;
1853 case IBAT7L:
1854 gen_op_load_ibat(1, 7);
1855 break;
1856 case DBAT0U:
1857 gen_op_load_dbat(0, 0);
1858 break;
1859 case DBAT1U:
1860 gen_op_load_dbat(0, 1);
1861 break;
1862 case DBAT2U:
1863 gen_op_load_dbat(0, 2);
1864 break;
1865 case DBAT3U:
1866 gen_op_load_dbat(0, 3);
1867 break;
1868 case DBAT4U:
1869 gen_op_load_dbat(0, 4);
1870 break;
1871 case DBAT5U:
1872 gen_op_load_dbat(0, 5);
1873 break;
1874 case DBAT6U:
1875 gen_op_load_dbat(0, 6);
1876 break;
1877 case DBAT7U:
1878 gen_op_load_dbat(0, 7);
1879 break;
1880 case DBAT0L:
1881 gen_op_load_dbat(1, 0);
1882 break;
1883 case DBAT1L:
1884 gen_op_load_dbat(1, 1);
1885 break;
1886 case DBAT2L:
1887 gen_op_load_dbat(1, 2);
1888 break;
1889 case DBAT3L:
1890 gen_op_load_dbat(1, 3);
1891 break;
1892 case DBAT4L:
1893 gen_op_load_dbat(1, 4);
1894 break;
1895 case DBAT5L:
1896 gen_op_load_dbat(1, 5);
1897 break;
1898 case DBAT6L:
1899 gen_op_load_dbat(1, 6);
1900 break;
1901 case DBAT7L:
1902 gen_op_load_dbat(1, 7);
1903 break;
1904 case SDR1:
1905 gen_op_load_sdr1();
1906 break;
1907 case V_TBL:
79aceca5
FB		 1908 gen_op_update_tb(ctx->tb_offset);
1909 ctx->tb_offset = 0;
9a64fbe4 1910 /* TBL is still in T0 */
79aceca5 1911 break;
9a64fbe4 1912 case V_TBU:
79aceca5
FB		 1913 gen_op_update_tb(ctx->tb_offset);
1914 ctx->tb_offset = 0;
9a64fbe4
FB		 1915 gen_op_load_tb(1);
1916 break;
1917 case DECR:
1918 gen_op_update_decr(ctx->decr_offset);
1919 ctx->decr_offset = 0;
1920 /* decr is still in T0 */
79aceca5
FB		 1921 break;
1922 default:
1923 gen_op_load_spr(sprn);
1924 break;
1925 }
9a64fbe4 1926 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 1927}
1928
1929/* mftb */
1930GEN_HANDLER(mftb, 0x1F, 0x13, 0x0B, 0x00000001, PPC_MISC)
1931{
1932 uint32_t sprn = SPR(ctx->opcode);
1933
79aceca5 1934 /* We need to update the time base before reading it */
9a64fbe4
FB		 1935 switch (sprn) {
1936 case V_TBL:
79aceca5 1937 gen_op_update_tb(ctx->tb_offset);
9a64fbe4 1938 /* TBL is still in T0 */
79aceca5 1939 break;
9a64fbe4 1940 case V_TBU:
79aceca5 1941 gen_op_update_tb(ctx->tb_offset);
9a64fbe4 1942 gen_op_load_tb(1);
79aceca5
FB		 1943 break;
1944 default:
9a64fbe4 1945 RET_INVAL();
79aceca5
FB		 1946 break;
1947 }
9a64fbe4
FB		 1948 ctx->tb_offset = 0;
1949 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 1950}
1951
1952/* mtcrf */
1953GEN_HANDLER(mtcrf, 0x1F, 0x10, 0x04, 0x00100801, PPC_MISC)
1954{
1955 gen_op_load_gpr_T0(rS(ctx->opcode));
1956 gen_op_store_cr(CRM(ctx->opcode));
79aceca5
FB		 1957}
1958
1959/* mtmsr */
1960GEN_HANDLER(mtmsr, 0x1F, 0x12, 0x04, 0x001FF801, PPC_MISC)
1961{
9a64fbe4
FB		 1962#if defined(CONFIG_USER_ONLY)
1963 RET_PRIVREG();
1964#else
1965 if (!ctx->supervisor) {
1966 RET_PRIVREG();
1967 }
79aceca5
FB		 1968 gen_op_load_gpr_T0(rS(ctx->opcode));
1969 gen_op_store_msr();
1970 /* Must stop the translation as machine state (may have) changed */
9a64fbe4
FB		 1971 ctx->exception = EXCP_MTMSR;
1972#endif
79aceca5
FB		 1973}
1974
1975/* mtspr */
1976GEN_HANDLER(mtspr, 0x1F, 0x13, 0x0E, 0x00000001, PPC_MISC)
1977{
1978 uint32_t sprn = SPR(ctx->opcode);
1979
9a64fbe4
FB		 1980#if 0
1981 if (loglevel > 0) {
1982 fprintf(logfile, "MTSPR %d src=%d (%d)\n", SPR_ENCODE(sprn),
1983 rS(ctx->opcode), sprn);
1984 }
1985#endif
1986#if defined(CONFIG_USER_ONLY)
1987 switch (check_spr_access(sprn, 1, 0))
1988#else
1989 switch (check_spr_access(sprn, 1, ctx->supervisor))
1990#endif
1991 {
1992 case -1:
1993 RET_EXCP(EXCP_PROGRAM, EXCP_INVAL | EXCP_INVAL_SPR);
1994 break;
1995 case 0:
1996 RET_PRIVREG();
1997 break;
1998 default:
1999 break;
2000 }
79aceca5 2001 gen_op_load_gpr_T0(rS(ctx->opcode));
9a64fbe4
FB		 2002 switch (sprn) {
2003 case XER:
79aceca5 2004 gen_op_store_xer();
9a64fbe4
FB		 2005 break;
2006 case LR:
9a64fbe4
FB		 2007 gen_op_store_lr();
2008 break;
2009 case CTR:
2010 gen_op_store_ctr();
2011 break;
2012 case IBAT0U:
2013 gen_op_store_ibat(0, 0);
2014 gen_op_tlbia();
2015 break;
2016 case IBAT1U:
2017 gen_op_store_ibat(0, 1);
2018 gen_op_tlbia();
2019 break;
2020 case IBAT2U:
2021 gen_op_store_ibat(0, 2);
2022 gen_op_tlbia();
2023 break;
2024 case IBAT3U:
2025 gen_op_store_ibat(0, 3);
2026 gen_op_tlbia();
2027 break;
2028 case IBAT4U:
2029 gen_op_store_ibat(0, 4);
2030 gen_op_tlbia();
2031 break;
2032 case IBAT5U:
2033 gen_op_store_ibat(0, 5);
2034 gen_op_tlbia();
2035 break;
2036 case IBAT6U:
2037 gen_op_store_ibat(0, 6);
2038 gen_op_tlbia();
2039 break;
2040 case IBAT7U:
2041 gen_op_store_ibat(0, 7);
2042 gen_op_tlbia();
2043 break;
2044 case IBAT0L:
2045 gen_op_store_ibat(1, 0);
2046 gen_op_tlbia();
2047 break;
2048 case IBAT1L:
2049 gen_op_store_ibat(1, 1);
2050 gen_op_tlbia();
2051 break;
2052 case IBAT2L:
2053 gen_op_store_ibat(1, 2);
2054 gen_op_tlbia();
2055 break;
2056 case IBAT3L:
2057 gen_op_store_ibat(1, 3);
2058 gen_op_tlbia();
2059 break;
2060 case IBAT4L:
2061 gen_op_store_ibat(1, 4);
2062 gen_op_tlbia();
2063 break;
2064 case IBAT5L:
2065 gen_op_store_ibat(1, 5);
2066 gen_op_tlbia();
2067 break;
2068 case IBAT6L:
2069 gen_op_store_ibat(1, 6);
2070 gen_op_tlbia();
2071 break;
2072 case IBAT7L:
2073 gen_op_store_ibat(1, 7);
2074 gen_op_tlbia();
2075 break;
2076 case DBAT0U:
2077 gen_op_store_dbat(0, 0);
2078 gen_op_tlbia();
2079 break;
2080 case DBAT1U:
2081 gen_op_store_dbat(0, 1);
2082 gen_op_tlbia();
2083 break;
2084 case DBAT2U:
2085 gen_op_store_dbat(0, 2);
2086 gen_op_tlbia();
2087 break;
2088 case DBAT3U:
2089 gen_op_store_dbat(0, 3);
2090 gen_op_tlbia();
2091 break;
2092 case DBAT4U:
2093 gen_op_store_dbat(0, 4);
2094 gen_op_tlbia();
2095 break;
2096 case DBAT5U:
2097 gen_op_store_dbat(0, 5);
2098 gen_op_tlbia();
2099 break;
2100 case DBAT6U:
2101 gen_op_store_dbat(0, 6);
2102 gen_op_tlbia();
2103 break;
2104 case DBAT7U:
2105 gen_op_store_dbat(0, 7);
2106 gen_op_tlbia();
2107 break;
2108 case DBAT0L:
2109 gen_op_store_dbat(1, 0);
2110 gen_op_tlbia();
2111 break;
2112 case DBAT1L:
2113 gen_op_store_dbat(1, 1);
2114 gen_op_tlbia();
2115 break;
2116 case DBAT2L:
2117 gen_op_store_dbat(1, 2);
2118 gen_op_tlbia();
2119 break;
2120 case DBAT3L:
2121 gen_op_store_dbat(1, 3);
2122 gen_op_tlbia();
2123 break;
2124 case DBAT4L:
2125 gen_op_store_dbat(1, 4);
2126 gen_op_tlbia();
2127 break;
2128 case DBAT5L:
2129 gen_op_store_dbat(1, 5);
2130 gen_op_tlbia();
2131 break;
2132 case DBAT6L:
2133 gen_op_store_dbat(1, 6);
2134 gen_op_tlbia();
2135 break;
2136 case DBAT7L:
2137 gen_op_store_dbat(1, 7);
2138 gen_op_tlbia();
2139 break;
2140 case SDR1:
2141 gen_op_store_sdr1();
2142 gen_op_tlbia();
2143 break;
2144 case O_TBL:
2145 gen_op_store_tb(0);
2146 ctx->tb_offset = 0;
2147 break;
2148 case O_TBU:
2149 gen_op_store_tb(1);
2150 ctx->tb_offset = 0;
2151 break;
2152 case DECR:
2153 gen_op_store_decr();
2154 ctx->decr_offset = 0;
2155 break;
2156 default:
79aceca5 2157 gen_op_store_spr(sprn);
9a64fbe4 2158 break;
79aceca5 2159 }
79aceca5
FB		 2160}
2161
2162/*** Cache management ***/
2163/* For now, all those will be implemented as nop:
2164 * this is valid, regarding the PowerPC specs...
9a64fbe4 2165 * We just have to flush tb while invalidating instruction cache lines...
79aceca5
FB		 2166 */
2167/* dcbf */
9a64fbe4 2168GEN_HANDLER(dcbf, 0x1F, 0x16, 0x02, 0x03E00001, PPC_CACHE)
79aceca5 2169{
a541f297
FB		 2170 if (rA(ctx->opcode) == 0) {
2171 gen_op_load_gpr_T0(rB(ctx->opcode));
2172 } else {
2173 gen_op_load_gpr_T0(rA(ctx->opcode));
2174 gen_op_load_gpr_T1(rB(ctx->opcode));
2175 gen_op_add();
2176 }
2177 op_ldst(lbz);
79aceca5
FB		 2178}
2179
2180/* dcbi (Supervisor only) */
9a64fbe4 2181GEN_HANDLER(dcbi, 0x1F, 0x16, 0x0E, 0x03E00001, PPC_CACHE)
79aceca5 2182{
a541f297
FB		 2183#if defined(CONFIG_USER_ONLY)
2184 RET_PRIVOPC();
2185#else
2186 if (!ctx->supervisor) {
9a64fbe4
FB		 2187 RET_PRIVOPC();
2188 }
a541f297
FB		 2189 if (rA(ctx->opcode) == 0) {
2190 gen_op_load_gpr_T0(rB(ctx->opcode));
2191 } else {
2192 gen_op_load_gpr_T0(rA(ctx->opcode));
2193 gen_op_load_gpr_T1(rB(ctx->opcode));
2194 gen_op_add();
2195 }
2196 op_ldst(lbz);
2197 op_ldst(stb);
2198#endif
79aceca5
FB		 2199}
2200
2201/* dcdst */
9a64fbe4 2202GEN_HANDLER(dcbst, 0x1F, 0x16, 0x01, 0x03E00001, PPC_CACHE)
79aceca5 2203{
a541f297
FB		 2204 if (rA(ctx->opcode) == 0) {
2205 gen_op_load_gpr_T0(rB(ctx->opcode));
2206 } else {
2207 gen_op_load_gpr_T0(rA(ctx->opcode));
2208 gen_op_load_gpr_T1(rB(ctx->opcode));
2209 gen_op_add();
2210 }
2211 op_ldst(lbz);
79aceca5
FB		 2212}
2213
2214/* dcbt */
9a64fbe4 2215GEN_HANDLER(dcbt, 0x1F, 0x16, 0x08, 0x03E00001, PPC_CACHE)
79aceca5 2216{
79aceca5
FB		 2217}
2218
2219/* dcbtst */
9a64fbe4 2220GEN_HANDLER(dcbtst, 0x1F, 0x16, 0x07, 0x03E00001, PPC_CACHE)
79aceca5 2221{
79aceca5
FB		 2222}
2223
2224/* dcbz */
9a64fbe4
FB		 2225#if defined(CONFIG_USER_ONLY)
2226#define op_dcbz() gen_op_dcbz_raw()
2227#else
2228#define op_dcbz() (*gen_op_dcbz[ctx->mem_idx])()
2229static GenOpFunc *gen_op_dcbz[] = {
2230 &gen_op_dcbz_user,
2231 &gen_op_dcbz_kernel,
2232};
2233#endif
2234
2235GEN_HANDLER(dcbz, 0x1F, 0x16, 0x1F, 0x03E00001, PPC_CACHE)
79aceca5 2236{
fb0eaffc
FB		 2237 if (rA(ctx->opcode) == 0) {
2238 gen_op_load_gpr_T0(rB(ctx->opcode));
fb0eaffc
FB		 2239 } else {
2240 gen_op_load_gpr_T0(rA(ctx->opcode));
2241 gen_op_load_gpr_T1(rB(ctx->opcode));
9a64fbe4 2242 gen_op_add();
fb0eaffc 2243 }
9a64fbe4 2244 op_dcbz();
79aceca5
FB		 2245}
2246
2247/* icbi */
9a64fbe4 2248GEN_HANDLER(icbi, 0x1F, 0x16, 0x1E, 0x03E00001, PPC_CACHE)
79aceca5 2249{
fb0eaffc
FB		 2250 if (rA(ctx->opcode) == 0) {
2251 gen_op_load_gpr_T0(rB(ctx->opcode));
fb0eaffc
FB		 2252 } else {
2253 gen_op_load_gpr_T0(rA(ctx->opcode));
2254 gen_op_load_gpr_T1(rB(ctx->opcode));
9a64fbe4 2255 gen_op_add();
fb0eaffc 2256 }
9a64fbe4 2257 gen_op_icbi();
79aceca5
FB		 2258}
2259
2260/* Optional: */
2261/* dcba */
9a64fbe4 2262GEN_HANDLER(dcba, 0x1F, 0x16, 0x07, 0x03E00001, PPC_CACHE_OPT)
79aceca5 2263{
79aceca5
FB		 2264}
2265
2266/*** Segment register manipulation ***/
2267/* Supervisor only: */
2268/* mfsr */
2269GEN_HANDLER(mfsr, 0x1F, 0x13, 0x12, 0x0010F801, PPC_SEGMENT)
2270{
9a64fbe4
FB		 2271#if defined(CONFIG_USER_ONLY)
2272 RET_PRIVREG();
2273#else
2274 if (!ctx->supervisor) {
2275 RET_PRIVREG();
2276 }
2277 gen_op_load_sr(SR(ctx->opcode));
2278 gen_op_store_T0_gpr(rD(ctx->opcode));
2279#endif
79aceca5
FB		 2280}
2281
2282/* mfsrin */
9a64fbe4 2283GEN_HANDLER(mfsrin, 0x1F, 0x13, 0x14, 0x001F0001, PPC_SEGMENT)
79aceca5 2284{
9a64fbe4
FB		 2285#if defined(CONFIG_USER_ONLY)
2286 RET_PRIVREG();
2287#else
2288 if (!ctx->supervisor) {
2289 RET_PRIVREG();
2290 }
2291 gen_op_load_gpr_T1(rB(ctx->opcode));
2292 gen_op_load_srin();
2293 gen_op_store_T0_gpr(rD(ctx->opcode));
2294#endif
79aceca5
FB		 2295}
2296
2297/* mtsr */
e63c59cb 2298GEN_HANDLER(mtsr, 0x1F, 0x12, 0x06, 0x0010F801, PPC_SEGMENT)
79aceca5 2299{
9a64fbe4
FB		 2300#if defined(CONFIG_USER_ONLY)
2301 RET_PRIVREG();
2302#else
2303 if (!ctx->supervisor) {
2304 RET_PRIVREG();
2305 }
2306 gen_op_load_gpr_T0(rS(ctx->opcode));
2307 gen_op_store_sr(SR(ctx->opcode));
2308 gen_op_tlbia();
2309#endif
79aceca5
FB		 2310}
2311
2312/* mtsrin */
9a64fbe4 2313GEN_HANDLER(mtsrin, 0x1F, 0x12, 0x07, 0x001F0001, PPC_SEGMENT)
79aceca5 2314{
9a64fbe4
FB		 2315#if defined(CONFIG_USER_ONLY)
2316 RET_PRIVREG();
2317#else
2318 if (!ctx->supervisor) {
2319 RET_PRIVREG();
2320 }
2321 gen_op_load_gpr_T0(rS(ctx->opcode));
2322 gen_op_load_gpr_T1(rB(ctx->opcode));
2323 gen_op_store_srin();
2324 gen_op_tlbia();
2325#endif
79aceca5
FB		 2326}
2327
2328/*** Lookaside buffer management ***/
2329/* Optional & supervisor only: */
2330/* tlbia */
9a64fbe4 2331GEN_HANDLER(tlbia, 0x1F, 0x12, 0x0B, 0x03FFFC01, PPC_MEM_OPT)
79aceca5 2332{
9a64fbe4
FB		 2333#if defined(CONFIG_USER_ONLY)
2334 RET_PRIVOPC();
2335#else
2336 if (!ctx->supervisor) {
2337 RET_PRIVOPC();
2338 }
2339 gen_op_tlbia();
2340#endif
79aceca5
FB		 2341}
2342
2343/* tlbie */
9a64fbe4 2344GEN_HANDLER(tlbie, 0x1F, 0x12, 0x09, 0x03FF0001, PPC_MEM)
79aceca5 2345{
9a64fbe4
FB		 2346#if defined(CONFIG_USER_ONLY)
2347 RET_PRIVOPC();
2348#else
2349 if (!ctx->supervisor) {
2350 RET_PRIVOPC();
2351 }
2352 gen_op_load_gpr_T0(rB(ctx->opcode));
2353 gen_op_tlbie();
2354#endif
79aceca5
FB		 2355}
2356
2357/* tlbsync */
e63c59cb 2358GEN_HANDLER(tlbsync, 0x1F, 0x16, 0x11, 0x03FFF801, PPC_MEM)
79aceca5 2359{
9a64fbe4
FB		 2360#if defined(CONFIG_USER_ONLY)
2361 RET_PRIVOPC();
2362#else
2363 if (!ctx->supervisor) {
2364 RET_PRIVOPC();
2365 }
2366 /* This has no effect: it should ensure that all previous
2367 * tlbie have completed
2368 */
2369#endif
79aceca5
FB		 2370}
2371
2372/*** External control ***/
2373/* Optional: */
2374/* eciwx */
9a64fbe4
FB		 2375#if defined(CONFIG_USER_ONLY)
2376#define op_eciwx() gen_op_eciwx_raw()
2377#define op_ecowx() gen_op_ecowx_raw()
2378#else
2379#define op_eciwx() (*gen_op_eciwx[ctx->mem_idx])()
2380#define op_ecowx() (*gen_op_ecowx[ctx->mem_idx])()
2381static GenOpFunc *gen_op_eciwx[] = {
2382 &gen_op_eciwx_user,
2383 &gen_op_eciwx_kernel,
2384};
2385static GenOpFunc *gen_op_ecowx[] = {
2386 &gen_op_ecowx_user,
2387 &gen_op_ecowx_kernel,
2388};
2389#endif
2390
79aceca5
FB		 2391GEN_HANDLER(eciwx, 0x1F, 0x16, 0x0D, 0x00000001, PPC_EXTERN)
2392{
9a64fbe4
FB		 2393 /* Should check EAR[E] & alignment ! */
2394 if (rA(ctx->opcode) == 0) {
2395 gen_op_load_gpr_T0(rB(ctx->opcode));
2396 } else {
2397 gen_op_load_gpr_T0(rA(ctx->opcode));
2398 gen_op_load_gpr_T1(rB(ctx->opcode));
2399 gen_op_add();
2400 }
2401 op_eciwx();
2402 gen_op_store_T0_gpr(rD(ctx->opcode));
79aceca5
FB		 2403}
2404
2405/* ecowx */
2406GEN_HANDLER(ecowx, 0x1F, 0x16, 0x09, 0x00000001, PPC_EXTERN)
2407{
9a64fbe4
FB		 2408 /* Should check EAR[E] & alignment ! */
2409 if (rA(ctx->opcode) == 0) {
2410 gen_op_load_gpr_T0(rB(ctx->opcode));
2411 } else {
2412 gen_op_load_gpr_T0(rA(ctx->opcode));
2413 gen_op_load_gpr_T1(rB(ctx->opcode));
2414 gen_op_add();
2415 }
2416 gen_op_load_gpr_T2(rS(ctx->opcode));
2417 op_ecowx();
79aceca5
FB		 2418}
2419
2420/* End opcode list */
2421GEN_OPCODE_MARK(end);
2422
2423/*****************************************************************************/
9a64fbe4 2424#include <stdlib.h>
79aceca5 2425#include <string.h>
9a64fbe4
FB		 2426
2427int fflush (FILE *stream);
79aceca5
FB		 2428
2429/* Main ppc opcodes table:
2430 * at init, all opcodes are invalids
2431 */
2432static opc_handler_t *ppc_opcodes[0x40];
2433
2434/* Opcode types */
2435enum {
2436 PPC_DIRECT = 0, /* Opcode routine */
2437 PPC_INDIRECT = 1, /* Indirect opcode table */
2438};
2439
2440static inline int is_indirect_opcode (void *handler)
2441{
2442 return ((unsigned long)handler & 0x03) == PPC_INDIRECT;
2443}
2444
2445static inline opc_handler_t **ind_table(void *handler)
2446{
2447 return (opc_handler_t **)((unsigned long)handler & ~3);
2448}
2449
9a64fbe4 2450/* Instruction table creation */
79aceca5
FB		 2451/* Opcodes tables creation */
2452static void fill_new_table (opc_handler_t **table, int len)
2453{
2454 int i;
2455
2456 for (i = 0; i < len; i++)
2457 table[i] = &invalid_handler;
2458}
2459
2460static int create_new_table (opc_handler_t **table, unsigned char idx)
2461{
2462 opc_handler_t **tmp;
2463
2464 tmp = malloc(0x20 * sizeof(opc_handler_t));
2465 if (tmp == NULL)
2466 return -1;
2467 fill_new_table(tmp, 0x20);
2468 table[idx] = (opc_handler_t *)((unsigned long)tmp | PPC_INDIRECT);
2469
2470 return 0;
2471}
2472
2473static int insert_in_table (opc_handler_t **table, unsigned char idx,
2474 opc_handler_t *handler)
2475{
2476 if (table[idx] != &invalid_handler)
2477 return -1;
2478 table[idx] = handler;
2479
2480 return 0;
2481}
2482
9a64fbe4
FB		 2483static int register_direct_insn (opc_handler_t **ppc_opcodes,
2484 unsigned char idx, opc_handler_t *handler)
79aceca5
FB		 2485{
2486 if (insert_in_table(ppc_opcodes, idx, handler) < 0) {
9a64fbe4 2487 printf("*** ERROR: opcode %02x already assigned in main "
79aceca5
FB		 2488 "opcode table\n", idx);
2489 return -1;
2490 }
2491
2492 return 0;
2493}
2494
2495static int register_ind_in_table (opc_handler_t **table,
2496 unsigned char idx1, unsigned char idx2,
2497 opc_handler_t *handler)
2498{
2499 if (table[idx1] == &invalid_handler) {
2500 if (create_new_table(table, idx1) < 0) {
9a64fbe4 2501 printf("*** ERROR: unable to create indirect table "
79aceca5
FB		 2502 "idx=%02x\n", idx1);
2503 return -1;
2504 }
2505 } else {
2506 if (!is_indirect_opcode(table[idx1])) {
9a64fbe4 2507 printf("*** ERROR: idx %02x already assigned to a direct "
79aceca5
FB		 2508 "opcode\n", idx1);
2509 return -1;
2510 }
2511 }
2512 if (handler != NULL &&
2513 insert_in_table(ind_table(table[idx1]), idx2, handler) < 0) {
9a64fbe4 2514 printf("*** ERROR: opcode %02x already assigned in "
79aceca5
FB		 2515 "opcode table %02x\n", idx2, idx1);
2516 return -1;
2517 }
2518
2519 return 0;
2520}
2521
9a64fbe4
FB		 2522static int register_ind_insn (opc_handler_t **ppc_opcodes,
2523 unsigned char idx1, unsigned char idx2,
79aceca5
FB		 2524 opc_handler_t *handler)
2525{
2526 int ret;
2527
2528 ret = register_ind_in_table(ppc_opcodes, idx1, idx2, handler);
2529
2530 return ret;
2531}
2532
9a64fbe4
FB		 2533static int register_dblind_insn (opc_handler_t **ppc_opcodes,
2534 unsigned char idx1, unsigned char idx2,
79aceca5
FB		 2535 unsigned char idx3, opc_handler_t *handler)
2536{
2537 if (register_ind_in_table(ppc_opcodes, idx1, idx2, NULL) < 0) {
9a64fbe4 2538 printf("*** ERROR: unable to join indirect table idx "
79aceca5
FB		 2539 "[%02x-%02x]\n", idx1, idx2);
2540 return -1;
2541 }
2542 if (register_ind_in_table(ind_table(ppc_opcodes[idx1]), idx2, idx3,
2543 handler) < 0) {
9a64fbe4 2544 printf("*** ERROR: unable to insert opcode "
79aceca5
FB		 2545 "[%02x-%02x-%02x]\n", idx1, idx2, idx3);
2546 return -1;
2547 }
2548
2549 return 0;
2550}
2551
9a64fbe4 2552static int register_insn (opc_handler_t **ppc_opcodes, opcode_t *insn)
79aceca5
FB		 2553{
2554 if (insn->opc2 != 0xFF) {
2555 if (insn->opc3 != 0xFF) {
9a64fbe4
FB		 2556 if (register_dblind_insn(ppc_opcodes, insn->opc1, insn->opc2,
2557 insn->opc3, &insn->handler) < 0)
79aceca5
FB		 2558 return -1;
2559 } else {
9a64fbe4
FB		 2560 if (register_ind_insn(ppc_opcodes, insn->opc1,
2561 insn->opc2, &insn->handler) < 0)
79aceca5
FB		 2562 return -1;
2563 }
2564 } else {
9a64fbe4 2565 if (register_direct_insn(ppc_opcodes, insn->opc1, &insn->handler) < 0)
79aceca5
FB		 2566 return -1;
2567 }
2568
2569 return 0;
2570}
2571
2572static int test_opcode_table (opc_handler_t **table, int len)
2573{
2574 int i, count, tmp;
2575
2576 for (i = 0, count = 0; i < len; i++) {
2577 /* Consistency fixup */
2578 if (table[i] == NULL)
2579 table[i] = &invalid_handler;
2580 if (table[i] != &invalid_handler) {
2581 if (is_indirect_opcode(table[i])) {
2582 tmp = test_opcode_table(ind_table(table[i]), 0x20);
2583 if (tmp == 0) {
2584 free(table[i]);
2585 table[i] = &invalid_handler;
2586 } else {
2587 count++;
2588 }
2589 } else {
2590 count++;
2591 }
2592 }
2593 }
2594
2595 return count;
2596}
2597
9a64fbe4 2598static void fix_opcode_tables (opc_handler_t **ppc_opcodes)
79aceca5
FB		 2599{
2600 if (test_opcode_table(ppc_opcodes, 0x40) == 0)
9a64fbe4 2601 printf("*** WARNING: no opcode defined !\n");
79aceca5
FB		 2602}
2603
9a64fbe4 2604#define SPR_RIGHTS(rw, priv) (1 << ((2 * (priv)) + (rw)))
79aceca5
FB		 2605#define SPR_UR SPR_RIGHTS(0, 0)
2606#define SPR_UW SPR_RIGHTS(1, 0)
2607#define SPR_SR SPR_RIGHTS(0, 1)
2608#define SPR_SW SPR_RIGHTS(1, 1)
2609
2610#define spr_set_rights(spr, rights) \
2611do { \
2612 spr_access[(spr) >> 1] |= ((rights) << (4 * ((spr) & 1))); \
2613} while (0)
2614
9a64fbe4 2615static void init_spr_rights (uint32_t pvr)
79aceca5
FB		 2616{
2617 /* XER (SPR 1) */
9a64fbe4 2618 spr_set_rights(XER, SPR_UR | SPR_UW | SPR_SR | SPR_SW);
79aceca5 2619 /* LR (SPR 8) */
9a64fbe4 2620 spr_set_rights(LR, SPR_UR | SPR_UW | SPR_SR | SPR_SW);
79aceca5 2621 /* CTR (SPR 9) */
9a64fbe4 2622 spr_set_rights(CTR, SPR_UR | SPR_UW | SPR_SR | SPR_SW);
79aceca5 2623 /* TBL (SPR 268) */
9a64fbe4 2624 spr_set_rights(V_TBL, SPR_UR | SPR_SR);
79aceca5 2625 /* TBU (SPR 269) */
9a64fbe4 2626 spr_set_rights(V_TBU, SPR_UR | SPR_SR);
79aceca5 2627 /* DSISR (SPR 18) */
9a64fbe4 2628 spr_set_rights(DSISR, SPR_SR | SPR_SW);
79aceca5 2629 /* DAR (SPR 19) */
9a64fbe4 2630 spr_set_rights(DAR, SPR_SR | SPR_SW);
79aceca5 2631 /* DEC (SPR 22) */
9a64fbe4 2632 spr_set_rights(DECR, SPR_SR | SPR_SW);
79aceca5 2633 /* SDR1 (SPR 25) */
9a64fbe4
FB		 2634 spr_set_rights(SDR1, SPR_SR | SPR_SW);
2635 /* SRR0 (SPR 26) */
2636 spr_set_rights(SRR0, SPR_SR | SPR_SW);
2637 /* SRR1 (SPR 27) */
2638 spr_set_rights(SRR1, SPR_SR | SPR_SW);
79aceca5 2639 /* SPRG0 (SPR 272) */
9a64fbe4 2640 spr_set_rights(SPRG0, SPR_SR | SPR_SW);
79aceca5 2641 /* SPRG1 (SPR 273) */
9a64fbe4 2642 spr_set_rights(SPRG1, SPR_SR | SPR_SW);
79aceca5 2643 /* SPRG2 (SPR 274) */
9a64fbe4 2644 spr_set_rights(SPRG2, SPR_SR | SPR_SW);
79aceca5 2645 /* SPRG3 (SPR 275) */
9a64fbe4 2646 spr_set_rights(SPRG3, SPR_SR | SPR_SW);
79aceca5 2647 /* ASR (SPR 280) */
9a64fbe4 2648 spr_set_rights(ASR, SPR_SR | SPR_SW);
79aceca5 2649 /* EAR (SPR 282) */
9a64fbe4
FB		 2650 spr_set_rights(EAR, SPR_SR | SPR_SW);
2651 /* TBL (SPR 284) */
2652 spr_set_rights(O_TBL, SPR_SW);
2653 /* TBU (SPR 285) */
2654 spr_set_rights(O_TBU, SPR_SW);
2655 /* PVR (SPR 287) */
2656 spr_set_rights(PVR, SPR_SR);
79aceca5 2657 /* IBAT0U (SPR 528) */
9a64fbe4 2658 spr_set_rights(IBAT0U, SPR_SR | SPR_SW);
79aceca5 2659 /* IBAT0L (SPR 529) */
9a64fbe4 2660 spr_set_rights(IBAT0L, SPR_SR | SPR_SW);
79aceca5 2661 /* IBAT1U (SPR 530) */
9a64fbe4 2662 spr_set_rights(IBAT1U, SPR_SR | SPR_SW);
79aceca5 2663 /* IBAT1L (SPR 531) */
9a64fbe4 2664 spr_set_rights(IBAT1L, SPR_SR | SPR_SW);
79aceca5 2665 /* IBAT2U (SPR 532) */
9a64fbe4 2666 spr_set_rights(IBAT2U, SPR_SR | SPR_SW);
79aceca5 2667 /* IBAT2L (SPR 533) */
9a64fbe4 2668 spr_set_rights(IBAT2L, SPR_SR | SPR_SW);
79aceca5 2669 /* IBAT3U (SPR 534) */
9a64fbe4 2670 spr_set_rights(IBAT3U, SPR_SR | SPR_SW);
79aceca5 2671 /* IBAT3L (SPR 535) */
9a64fbe4 2672 spr_set_rights(IBAT3L, SPR_SR | SPR_SW);
79aceca5 2673 /* DBAT0U (SPR 536) */
9a64fbe4 2674 spr_set_rights(DBAT0U, SPR_SR | SPR_SW);
79aceca5 2675 /* DBAT0L (SPR 537) */
9a64fbe4 2676 spr_set_rights(DBAT0L, SPR_SR | SPR_SW);
79aceca5 2677 /* DBAT1U (SPR 538) */
9a64fbe4 2678 spr_set_rights(DBAT1U, SPR_SR | SPR_SW);
79aceca5 2679 /* DBAT1L (SPR 539) */
9a64fbe4 2680 spr_set_rights(DBAT1L, SPR_SR | SPR_SW);
79aceca5 2681 /* DBAT2U (SPR 540) */
9a64fbe4 2682 spr_set_rights(DBAT2U, SPR_SR | SPR_SW);
79aceca5 2683 /* DBAT2L (SPR 541) */
9a64fbe4 2684 spr_set_rights(DBAT2L, SPR_SR | SPR_SW);
79aceca5 2685 /* DBAT3U (SPR 542) */
9a64fbe4 2686 spr_set_rights(DBAT3U, SPR_SR | SPR_SW);
79aceca5 2687 /* DBAT3L (SPR 543) */
9a64fbe4 2688 spr_set_rights(DBAT3L, SPR_SR | SPR_SW);
79aceca5 2689 /* DABR (SPR 1013) */
9a64fbe4 2690 spr_set_rights(DABR, SPR_SR | SPR_SW);
79aceca5 2691 /* FPECR (SPR 1022) */
9a64fbe4 2692 spr_set_rights(FPECR, SPR_SR | SPR_SW);
79aceca5 2693 /* PIR (SPR 1023) */
9a64fbe4
FB		 2694 spr_set_rights(PIR, SPR_SR | SPR_SW);
2695 /* Special registers for MPC740/745/750/755 (aka G3) & IBM 750 */
2696 if ((pvr & 0xFFFF0000) == 0x00080000 ||
2697 (pvr & 0xFFFF0000) == 0x70000000) {
2698 /* HID0 */
2699 spr_set_rights(SPR_ENCODE(1008), SPR_SR | SPR_SW);
2700 /* HID1 */
2701 spr_set_rights(SPR_ENCODE(1009), SPR_SR | SPR_SW);
2702 /* IABR */
2703 spr_set_rights(SPR_ENCODE(1010), SPR_SR | SPR_SW);
2704 /* ICTC */
2705 spr_set_rights(SPR_ENCODE(1019), SPR_SR | SPR_SW);
2706 /* L2CR */
2707 spr_set_rights(SPR_ENCODE(1017), SPR_SR | SPR_SW);
2708 /* MMCR0 */
2709 spr_set_rights(SPR_ENCODE(952), SPR_SR | SPR_SW);
2710 /* MMCR1 */
2711 spr_set_rights(SPR_ENCODE(956), SPR_SR | SPR_SW);
2712 /* PMC1 */
2713 spr_set_rights(SPR_ENCODE(953), SPR_SR | SPR_SW);
2714 /* PMC2 */
2715 spr_set_rights(SPR_ENCODE(954), SPR_SR | SPR_SW);
2716 /* PMC3 */
2717 spr_set_rights(SPR_ENCODE(957), SPR_SR | SPR_SW);
2718 /* PMC4 */
2719 spr_set_rights(SPR_ENCODE(958), SPR_SR | SPR_SW);
2720 /* SIA */
2721 spr_set_rights(SPR_ENCODE(955), SPR_SR | SPR_SW);
2722 /* THRM1 */
2723 spr_set_rights(SPR_ENCODE(1020), SPR_SR | SPR_SW);
2724 /* THRM2 */
2725 spr_set_rights(SPR_ENCODE(1021), SPR_SR | SPR_SW);
2726 /* THRM3 */
2727 spr_set_rights(SPR_ENCODE(1022), SPR_SR | SPR_SW);
2728 /* UMMCR0 */
2729 spr_set_rights(SPR_ENCODE(936), SPR_UR | SPR_UW);
2730 /* UMMCR1 */
2731 spr_set_rights(SPR_ENCODE(940), SPR_UR | SPR_UW);
2732 /* UPMC1 */
2733 spr_set_rights(SPR_ENCODE(937), SPR_UR | SPR_UW);
2734 /* UPMC2 */
2735 spr_set_rights(SPR_ENCODE(938), SPR_UR | SPR_UW);
2736 /* UPMC3 */
2737 spr_set_rights(SPR_ENCODE(941), SPR_UR | SPR_UW);
2738 /* UPMC4 */
2739 spr_set_rights(SPR_ENCODE(942), SPR_UR | SPR_UW);
2740 /* USIA */
2741 spr_set_rights(SPR_ENCODE(939), SPR_UR | SPR_UW);
2742 }
2743 /* MPC755 has special registers */
2744 if (pvr == 0x00083100) {
2745 /* SPRG4 */
2746 spr_set_rights(SPRG4, SPR_SR | SPR_SW);
2747 /* SPRG5 */
2748 spr_set_rights(SPRG5, SPR_SR | SPR_SW);
2749 /* SPRG6 */
2750 spr_set_rights(SPRG6, SPR_SR | SPR_SW);
2751 /* SPRG7 */
2752 spr_set_rights(SPRG7, SPR_SR | SPR_SW);
2753 /* IBAT4U */
2754 spr_set_rights(IBAT4U, SPR_SR | SPR_SW);
2755 /* IBAT4L */
2756 spr_set_rights(IBAT4L, SPR_SR | SPR_SW);
2757 /* IBAT5U */
2758 spr_set_rights(IBAT5U, SPR_SR | SPR_SW);
2759 /* IBAT5L */
2760 spr_set_rights(IBAT5L, SPR_SR | SPR_SW);
2761 /* IBAT6U */
2762 spr_set_rights(IBAT6U, SPR_SR | SPR_SW);
2763 /* IBAT6L */
2764 spr_set_rights(IBAT6L, SPR_SR | SPR_SW);
2765 /* IBAT7U */
2766 spr_set_rights(IBAT7U, SPR_SR | SPR_SW);
2767 /* IBAT7L */
2768 spr_set_rights(IBAT7L, SPR_SR | SPR_SW);
2769 /* DBAT4U */
2770 spr_set_rights(DBAT4U, SPR_SR | SPR_SW);
2771 /* DBAT4L */
2772 spr_set_rights(DBAT4L, SPR_SR | SPR_SW);
2773 /* DBAT5U */
2774 spr_set_rights(DBAT5U, SPR_SR | SPR_SW);
2775 /* DBAT5L */
2776 spr_set_rights(DBAT5L, SPR_SR | SPR_SW);
2777 /* DBAT6U */
2778 spr_set_rights(DBAT6U, SPR_SR | SPR_SW);
2779 /* DBAT6L */
2780 spr_set_rights(DBAT6L, SPR_SR | SPR_SW);
2781 /* DBAT7U */
2782 spr_set_rights(DBAT7U, SPR_SR | SPR_SW);
2783 /* DBAT7L */
2784 spr_set_rights(DBAT7L, SPR_SR | SPR_SW);
2785 /* DMISS */
2786 spr_set_rights(SPR_ENCODE(976), SPR_SR | SPR_SW);
2787 /* DCMP */
2788 spr_set_rights(SPR_ENCODE(977), SPR_SR | SPR_SW);
2789 /* DHASH1 */
2790 spr_set_rights(SPR_ENCODE(978), SPR_SR | SPR_SW);
2791 /* DHASH2 */
2792 spr_set_rights(SPR_ENCODE(979), SPR_SR | SPR_SW);
2793 /* IMISS */
2794 spr_set_rights(SPR_ENCODE(980), SPR_SR | SPR_SW);
2795 /* ICMP */
2796 spr_set_rights(SPR_ENCODE(981), SPR_SR | SPR_SW);
2797 /* RPA */
2798 spr_set_rights(SPR_ENCODE(982), SPR_SR | SPR_SW);
2799 /* HID2 */
2800 spr_set_rights(SPR_ENCODE(1011), SPR_SR | SPR_SW);
2801 /* L2PM */
2802 spr_set_rights(SPR_ENCODE(1016), SPR_SR | SPR_SW);
2803 }
79aceca5
FB		 2804}
2805
9a64fbe4
FB		 2806/*****************************************************************************/
2807/* PPC "main stream" common instructions (no optional ones) */
79aceca5
FB		 2808
2809typedef struct ppc_proc_t {
2810 int flags;
2811 void *specific;
2812} ppc_proc_t;
2813
2814typedef struct ppc_def_t {
2815 unsigned long pvr;
2816 unsigned long pvr_mask;
2817 ppc_proc_t *proc;
2818} ppc_def_t;
2819
2820static ppc_proc_t ppc_proc_common = {
2821 .flags = PPC_COMMON,
2822 .specific = NULL,
2823};
2824
9a64fbe4
FB		 2825static ppc_proc_t ppc_proc_G3 = {
2826 .flags = PPC_750,
2827 .specific = NULL,
2828};
2829
79aceca5
FB		 2830static ppc_def_t ppc_defs[] =
2831{
9a64fbe4
FB		 2832 /* MPC740/745/750/755 (G3) */
2833 {
2834 .pvr = 0x00080000,
2835 .pvr_mask = 0xFFFF0000,
2836 .proc = &ppc_proc_G3,
2837 },
2838 /* IBM 750FX (G3 embedded) */
2839 {
2840 .pvr = 0x70000000,
2841 .pvr_mask = 0xFFFF0000,
2842 .proc = &ppc_proc_G3,
2843 },
2844 /* Fallback (generic PPC) */
79aceca5
FB		 2845 {
2846 .pvr = 0x00000000,
2847 .pvr_mask = 0x00000000,
2848 .proc = &ppc_proc_common,
2849 },
2850};
2851
9a64fbe4 2852static int create_ppc_proc (opc_handler_t **ppc_opcodes, unsigned long pvr)
79aceca5
FB		 2853{
2854 opcode_t *opc;
2855 int i, flags;
2856
2857 fill_new_table(ppc_opcodes, 0x40);
2858 for (i = 0; ; i++) {
2859 if ((ppc_defs[i].pvr & ppc_defs[i].pvr_mask) ==
2860 (pvr & ppc_defs[i].pvr_mask)) {
2861 flags = ppc_defs[i].proc->flags;
2862 break;
2863 }
2864 }
2865
2866 for (opc = &opc_start + 1; opc != &opc_end; opc++) {
9a64fbe4
FB		 2867 if ((opc->handler.type & flags) != 0)
2868 if (register_insn(ppc_opcodes, opc) < 0) {
2869 printf("*** ERROR initializing PPC instruction "
79aceca5
FB		 2870 "0x%02x 0x%02x 0x%02x\n", opc->opc1, opc->opc2,
2871 opc->opc3);
2872 return -1;
2873 }
2874 }
9a64fbe4 2875 fix_opcode_tables(ppc_opcodes);
79aceca5
FB		 2876
2877 return 0;
2878}
2879
9a64fbe4 2880
79aceca5 2881/*****************************************************************************/
9a64fbe4
FB		 2882/* Misc PPC helpers */
2883FILE *stdout;
79aceca5
FB		 2884
2885void cpu_ppc_dump_state(CPUPPCState *env, FILE *f, int flags)
2886{
2887 int i;
2888
9a64fbe4
FB		 2889 fprintf(f, "nip=0x%08x LR=0x%08x CTR=0x%08x XER=0x%08x "
2890 "MSR=0x%08x\n", env->nip, env->lr, env->ctr,
a541f297 2891 _load_xer(env), _load_msr(env));
79aceca5
FB		 2892 for (i = 0; i < 32; i++) {
2893 if ((i & 7) == 0)
9a64fbe4
FB		 2894 fprintf(f, "GPR%02d:", i);
2895 fprintf(f, " %08x", env->gpr[i]);
79aceca5 2896 if ((i & 7) == 7)
9a64fbe4 2897 fprintf(f, "\n");
79aceca5 2898 }
9a64fbe4 2899 fprintf(f, "CR: 0x");
79aceca5 2900 for (i = 0; i < 8; i++)
9a64fbe4
FB		 2901 fprintf(f, "%01x", env->crf[i]);
2902 fprintf(f, " [");
79aceca5
FB		 2903 for (i = 0; i < 8; i++) {
2904 char a = '-';
79aceca5
FB		 2905 if (env->crf[i] & 0x08)
2906 a = 'L';
2907 else if (env->crf[i] & 0x04)
2908 a = 'G';
2909 else if (env->crf[i] & 0x02)
2910 a = 'E';
9a64fbe4 2911 fprintf(f, " %c%c", a, env->crf[i] & 0x01 ? 'O' : ' ');
79aceca5 2912 }
9a64fbe4
FB		 2913 fprintf(f, " ] ");
2914 fprintf(f, "TB: 0x%08x %08x\n", env->tb[1], env->tb[0]);
79aceca5
FB		 2915 for (i = 0; i < 16; i++) {
2916 if ((i & 3) == 0)
9a64fbe4
FB		 2917 fprintf(f, "FPR%02d:", i);
2918 fprintf(f, " %016llx", *((uint64_t *)&env->fpr[i]));
79aceca5 2919 if ((i & 3) == 3)
9a64fbe4 2920 fprintf(f, "\n");
79aceca5 2921 }
a541f297
FB		 2922 fprintf(f, "SRR0 0x%08x SRR1 0x%08x DECR=0x%08x excp:0x%08x\n",
2923 env->spr[SRR0], env->spr[SRR1], env->decr, env->exceptions);
9a64fbe4
FB		 2924 fprintf(f, "reservation 0x%08x\n", env->reserve);
2925 fflush(f);
79aceca5
FB		 2926}
2927
9a64fbe4
FB		 2928#if !defined(CONFIG_USER_ONLY) && defined (USE_OPENFIRMWARE)
2929int setup_machine (CPUPPCState *env, uint32_t mid);
2930#endif
2931
79aceca5
FB		 2932CPUPPCState *cpu_ppc_init(void)
2933{
2934 CPUPPCState *env;
2935
2936 cpu_exec_init();
2937
2938 env = malloc(sizeof(CPUPPCState));
2939 if (!env)
2940 return NULL;
2941 memset(env, 0, sizeof(CPUPPCState));
9a64fbe4
FB		 2942#if !defined(CONFIG_USER_ONLY) && defined (USE_OPEN_FIRMWARE)
2943 setup_machine(env, 0);
2944#else
2945// env->spr[PVR] = 0; /* Basic PPC */
2946 env->spr[PVR] = 0x00080100; /* G3 CPU */
2947// env->spr[PVR] = 0x00083100; /* MPC755 (G3 embedded) */
2948// env->spr[PVR] = 0x00070100; /* IBM 750FX */
2949#endif
2950 env->decr = 0xFFFFFFFF;
2951 if (create_ppc_proc(ppc_opcodes, env->spr[PVR]) < 0)
79aceca5 2952 return NULL;
9a64fbe4 2953 init_spr_rights(env->spr[PVR]);
ad081323 2954 tlb_flush(env, 1);
9a64fbe4
FB		 2955#if defined (DO_SINGLE_STEP)
2956 /* Single step trace mode */
2957 msr_se = 1;
2958#endif
2959#if defined(CONFIG_USER_ONLY)
2960 msr_pr = 1;
2961#endif
a541f297 2962 env->access_type = ACCESS_INT;
79aceca5
FB		 2963
2964 return env;
2965}
2966
2967void cpu_ppc_close(CPUPPCState *env)
2968{
2969 /* Should also remove all opcode tables... */
2970 free(env);
2971}
2972
9a64fbe4
FB		 2973/*****************************************************************************/
2974void raise_exception_err (int exception_index, int error_code);
2975int print_insn_powerpc (FILE *out, unsigned long insn, unsigned memaddr,
2976 int dialect);
2977
79aceca5
FB		 2978int gen_intermediate_code_internal (CPUState *env, TranslationBlock *tb,
2979 int search_pc)
2980{
2981 DisasContext ctx;
2982 opc_handler_t **table, *handler;
2983 uint32_t pc_start;
2984 uint16_t *gen_opc_end;
2985 int j, lj = -1;
79aceca5
FB		 2986
2987 pc_start = tb->pc;
2988 gen_opc_ptr = gen_opc_buf;
2989 gen_opc_end = gen_opc_buf + OPC_MAX_SIZE;
2990 gen_opparam_ptr = gen_opparam_buf;
046d6672 2991 ctx.nip = pc_start;
79aceca5 2992 ctx.tb_offset = 0;
9a64fbe4 2993 ctx.decr_offset = 0;
79aceca5 2994 ctx.tb = tb;
9a64fbe4
FB		 2995 ctx.exception = EXCP_NONE;
2996#if defined(CONFIG_USER_ONLY)
2997 ctx.mem_idx = 0;
2998#else
2999 ctx.supervisor = 1 - msr_pr;
3000 ctx.mem_idx = (1 - msr_pr);
3001#endif
3002#if defined (DO_SINGLE_STEP)
3003 /* Single step trace mode */
3004 msr_se = 1;
3005#endif
a541f297 3006 env->access_type = ACCESS_CODE;
9a64fbe4
FB		 3007 /* Set env in case of segfault during code fetch */
3008 while (ctx.exception == EXCP_NONE && gen_opc_ptr < gen_opc_end) {
79aceca5
FB		 3009 if (search_pc) {
3010 if (loglevel > 0)
3011 fprintf(logfile, "Search PC...\n");
3012 j = gen_opc_ptr - gen_opc_buf;
3013 if (lj < j) {
3014 lj++;
3015 while (lj < j)
3016 gen_opc_instr_start[lj++] = 0;
046d6672 3017 gen_opc_pc[lj] = ctx.nip;
79aceca5
FB		 3018 gen_opc_instr_start[lj] = 1;
3019 }
3020 }
9a64fbe4 3021#if defined DEBUG_DISAS
79aceca5
FB		 3022 if (loglevel > 0) {
3023 fprintf(logfile, "----------------\n");
046d6672 3024 fprintf(logfile, "nip=%08x super=%d ir=%d\n",
9a64fbe4
FB		 3025 ctx.nip, 1 - msr_pr, msr_ir);
3026 }
3027#endif
046d6672 3028 ctx.opcode = ldl_code((void *)ctx.nip);
9a64fbe4
FB		 3029#if defined DEBUG_DISAS
3030 if (loglevel > 0) {
3031 fprintf(logfile, "translate opcode %08x (%02x %02x %02x)\n",
3032 ctx.opcode, opc1(ctx.opcode), opc2(ctx.opcode),
3033 opc3(ctx.opcode));
79aceca5
FB		 3034 }
3035#endif
046d6672 3036 ctx.nip += 4;
9a64fbe4
FB		 3037 ctx.tb_offset++;
3038 /* Check decrementer exception */
3039 if (++ctx.decr_offset == env->decr + 1)
3040 ctx.exception = EXCP_DECR;
79aceca5
FB		 3041 table = ppc_opcodes;
3042 handler = table[opc1(ctx.opcode)];
3043 if (is_indirect_opcode(handler)) {
3044 table = ind_table(handler);
3045 handler = table[opc2(ctx.opcode)];
3046 if (is_indirect_opcode(handler)) {
3047 table = ind_table(handler);
3048 handler = table[opc3(ctx.opcode)];
3049 }
3050 }
3051 /* Is opcode *REALLY* valid ? */
3052 if ((ctx.opcode & handler->inval) != 0) {
3053 if (loglevel > 0) {
3054 if (handler->handler == &gen_invalid) {
3055 fprintf(logfile, "invalid/unsupported opcode: "
046d6672 3056 "%02x -%02x - %02x (%08x) 0x%08x\n",
9a64fbe4 3057 opc1(ctx.opcode), opc2(ctx.opcode),
046d6672 3058 opc3(ctx.opcode), ctx.opcode, ctx.nip - 4);
79aceca5
FB		 3059 } else {
3060 fprintf(logfile, "invalid bits: %08x for opcode: "
046d6672 3061 "%02x -%02x - %02x (0x%08x) (0x%08x)\n",
79aceca5
FB		 3062 ctx.opcode & handler->inval, opc1(ctx.opcode),
3063 opc2(ctx.opcode), opc3(ctx.opcode),
046d6672 3064 ctx.opcode, ctx.nip - 4);
79aceca5 3065 }
9a64fbe4
FB		 3066 } else {
3067 if (handler->handler == &gen_invalid) {
3068 printf("invalid/unsupported opcode: "
046d6672 3069 "%02x -%02x - %02x (%08x) 0x%08x\n",
9a64fbe4 3070 opc1(ctx.opcode), opc2(ctx.opcode),
046d6672 3071 opc3(ctx.opcode), ctx.opcode, ctx.nip - 4);
9a64fbe4
FB		 3072 } else {
3073 printf("invalid bits: %08x for opcode: "
046d6672 3074 "%02x -%02x - %02x (0x%08x) (0x%08x)\n",
9a64fbe4
FB		 3075 ctx.opcode & handler->inval, opc1(ctx.opcode),
3076 opc2(ctx.opcode), opc3(ctx.opcode),
046d6672 3077 ctx.opcode, ctx.nip - 4);
9a64fbe4 3078 }
79aceca5 3079 }
9a64fbe4 3080 (*gen_invalid)(&ctx);
79aceca5 3081 } else {
9a64fbe4 3082 (*(handler->handler))(&ctx);
79aceca5 3083 }
9a64fbe4
FB		 3084 /* Check trace mode exceptions */
3085 if ((msr_be && ctx.exception == EXCP_BRANCH) ||
3086 /* Check in single step trace mode
3087 * we need to stop except if:
3088 * - rfi, trap or syscall
3089 * - first instruction of an exception handler
3090 */
046d6672
FB		 3091 (msr_se && (ctx.nip < 0x100 ||
3092 ctx.nip > 0xF00 ||
3093 (ctx.nip & 0xFC) != 0x04) &&
9a64fbe4
FB		 3094 ctx.exception != EXCP_SYSCALL && ctx.exception != EXCP_RFI &&
3095 ctx.exception != EXCP_TRAP)) {
3096#if !defined(CONFIG_USER_ONLY)
3097 gen_op_queue_exception(EXCP_TRACE);
79aceca5 3098#endif
9a64fbe4
FB		 3099 if (ctx.exception == EXCP_NONE) {
3100 ctx.exception = EXCP_TRACE;
79aceca5 3101 }
9a64fbe4 3102 }
a541f297 3103 /* if we reach a page boundary, stop generation */
046d6672 3104 if ((ctx.nip & (TARGET_PAGE_SIZE - 1)) == 0) {
9a64fbe4 3105 if (ctx.exception == EXCP_NONE) {
046d6672 3106 gen_op_b((long)ctx.tb, ctx.nip);
9a64fbe4 3107 ctx.exception = EXCP_BRANCH;
79aceca5 3108 }
79aceca5 3109 }
9a64fbe4
FB		 3110 }
3111 /* In case of branch, this has already been done *BEFORE* the branch */
3112 if (ctx.exception != EXCP_BRANCH && ctx.exception != EXCP_RFI) {
3113 gen_op_update_tb(ctx.tb_offset);
3114 gen_op_update_decr(ctx.decr_offset);
046d6672 3115 gen_op_process_exceptions(ctx.nip);
9a64fbe4
FB		 3116 }
3117#if 1
79aceca5
FB		 3118 /* TO BE FIXED: T0 hasn't got a proper value, which makes tb_add_jump
3119 * do bad business and then qemu crashes !
3120 */
3121 gen_op_set_T0(0);
9a64fbe4 3122#endif
79aceca5
FB		 3123 /* Generate the return instruction */
3124 gen_op_exit_tb();
3125 *gen_opc_ptr = INDEX_op_end;
9a64fbe4
FB		 3126 if (search_pc) {
3127 j = gen_opc_ptr - gen_opc_buf;
3128 lj++;
3129 while (lj <= j)
3130 gen_opc_instr_start[lj++] = 0;
79aceca5 3131 tb->size = 0;
985a19d6 3132#if 0
9a64fbe4
FB		 3133 if (loglevel > 0) {
3134 page_dump(logfile);
3135 }
985a19d6 3136#endif
9a64fbe4 3137 } else {
046d6672 3138 tb->size = ctx.nip - pc_start;
9a64fbe4 3139 }
a541f297 3140 env->access_type = ACCESS_INT;
79aceca5
FB		 3141#ifdef DEBUG_DISAS
3142 if (loglevel > 0) {
9a64fbe4
FB		 3143 fprintf(logfile, "---------------- excp: %04x\n", ctx.exception);
3144 cpu_ppc_dump_state(env, logfile, 0);
79aceca5 3145 fprintf(logfile, "IN: %s\n", lookup_symbol((void *)pc_start));
1ef59d0a 3146#if defined(CONFIG_USER_ONLY)
046d6672 3147 disas(logfile, (void *)pc_start, ctx.nip - pc_start, 0, 0);
1ef59d0a 3148#endif
79aceca5
FB		 3149 fprintf(logfile, "\n");
3150
3151 fprintf(logfile, "OP:\n");
3152 dump_ops(gen_opc_buf, gen_opparam_buf);
3153 fprintf(logfile, "\n");
3154 }
3155#endif
3156
3157 return 0;
3158}
3159
9a64fbe4 3160int gen_intermediate_code (CPUState *env, struct TranslationBlock *tb)
79aceca5
FB		 3161{
3162 return gen_intermediate_code_internal(env, tb, 0);
3163}
3164
9a64fbe4 3165int gen_intermediate_code_pc (CPUState *env, struct TranslationBlock *tb)
79aceca5
FB		 3166{
3167 return gen_intermediate_code_internal(env, tb, 1);
3168}
Qemu copy for testing