]>
Commit | Line | Data |
---|---|---|
7a3f1944 FB |
1 | #ifndef CPU_SPARC_H |
2 | #define CPU_SPARC_H | |
3 | ||
3cf1e035 FB |
4 | #define TARGET_LONG_BITS 32 |
5 | ||
7a3f1944 FB |
6 | #include "cpu-defs.h" |
7 | ||
8 | /*#define EXCP_INTERRUPT 0x100*/ | |
9 | ||
cf495bcf FB |
10 | /* trap definitions */ |
11 | #define TT_ILL_INSN 0x02 | |
e8af50a3 | 12 | #define TT_PRIV_INSN 0x03 |
e80cfcfc | 13 | #define TT_NFPU_INSN 0x04 |
cf495bcf FB |
14 | #define TT_WIN_OVF 0x05 |
15 | #define TT_WIN_UNF 0x06 | |
e8af50a3 | 16 | #define TT_FP_EXCP 0x08 |
cf495bcf FB |
17 | #define TT_DIV_ZERO 0x2a |
18 | #define TT_TRAP 0x80 | |
e80cfcfc | 19 | #define TT_EXTINT 0x10 |
7a3f1944 FB |
20 | |
21 | #define PSR_NEG (1<<23) | |
22 | #define PSR_ZERO (1<<22) | |
23 | #define PSR_OVF (1<<21) | |
24 | #define PSR_CARRY (1<<20) | |
e8af50a3 | 25 | #define PSR_ICC (PSR_NEG|PSR_ZERO|PSR_OVF|PSR_CARRY) |
e80cfcfc FB |
26 | #define PSR_EF (1<<12) |
27 | #define PSR_PIL 0xf00 | |
e8af50a3 FB |
28 | #define PSR_S (1<<7) |
29 | #define PSR_PS (1<<6) | |
30 | #define PSR_ET (1<<5) | |
31 | #define PSR_CWP 0x1f | |
e8af50a3 FB |
32 | |
33 | /* Trap base register */ | |
34 | #define TBR_BASE_MASK 0xfffff000 | |
35 | ||
36 | /* Fcc */ | |
37 | #define FSR_RD1 (1<<31) | |
38 | #define FSR_RD0 (1<<30) | |
39 | #define FSR_RD_MASK (FSR_RD1 | FSR_RD0) | |
40 | #define FSR_RD_NEAREST 0 | |
41 | #define FSR_RD_ZERO FSR_RD0 | |
42 | #define FSR_RD_POS FSR_RD1 | |
43 | #define FSR_RD_NEG (FSR_RD1 | FSR_RD0) | |
44 | ||
45 | #define FSR_NVM (1<<27) | |
46 | #define FSR_OFM (1<<26) | |
47 | #define FSR_UFM (1<<25) | |
48 | #define FSR_DZM (1<<24) | |
49 | #define FSR_NXM (1<<23) | |
50 | #define FSR_TEM_MASK (FSR_NVM | FSR_OFM | FSR_UFM | FSR_DZM | FSR_NXM) | |
51 | ||
52 | #define FSR_NVA (1<<9) | |
53 | #define FSR_OFA (1<<8) | |
54 | #define FSR_UFA (1<<7) | |
55 | #define FSR_DZA (1<<6) | |
56 | #define FSR_NXA (1<<5) | |
57 | #define FSR_AEXC_MASK (FSR_NVA | FSR_OFA | FSR_UFA | FSR_DZA | FSR_NXA) | |
58 | ||
59 | #define FSR_NVC (1<<4) | |
60 | #define FSR_OFC (1<<3) | |
61 | #define FSR_UFC (1<<2) | |
62 | #define FSR_DZC (1<<1) | |
63 | #define FSR_NXC (1<<0) | |
64 | #define FSR_CEXC_MASK (FSR_NVC | FSR_OFC | FSR_UFC | FSR_DZC | FSR_NXC) | |
65 | ||
66 | #define FSR_FTT2 (1<<16) | |
67 | #define FSR_FTT1 (1<<15) | |
68 | #define FSR_FTT0 (1<<14) | |
69 | #define FSR_FTT_MASK (FSR_FTT2 | FSR_FTT1 | FSR_FTT0) | |
e80cfcfc FB |
70 | #define FSR_FTT_IEEE_EXCP (1 << 14) |
71 | #define FSR_FTT_UNIMPFPOP (3 << 14) | |
72 | #define FSR_FTT_INVAL_FPR (6 << 14) | |
e8af50a3 FB |
73 | |
74 | #define FSR_FCC1 (1<<11) | |
75 | #define FSR_FCC0 (1<<10) | |
76 | ||
77 | /* MMU */ | |
78 | #define MMU_E (1<<0) | |
79 | #define MMU_NF (1<<1) | |
80 | ||
81 | #define PTE_ENTRYTYPE_MASK 3 | |
82 | #define PTE_ACCESS_MASK 0x1c | |
83 | #define PTE_ACCESS_SHIFT 2 | |
8d5f07fa | 84 | #define PTE_PPN_SHIFT 7 |
e8af50a3 FB |
85 | #define PTE_ADDR_MASK 0xffffff00 |
86 | ||
87 | #define PG_ACCESSED_BIT 5 | |
88 | #define PG_MODIFIED_BIT 6 | |
89 | #define PG_CACHE_BIT 7 | |
90 | ||
91 | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) | |
92 | #define PG_MODIFIED_MASK (1 << PG_MODIFIED_BIT) | |
93 | #define PG_CACHE_MASK (1 << PG_CACHE_BIT) | |
94 | ||
cf495bcf FB |
95 | #define NWINDOWS 32 |
96 | ||
7a3f1944 | 97 | typedef struct CPUSPARCState { |
cf495bcf FB |
98 | uint32_t gregs[8]; /* general registers */ |
99 | uint32_t *regwptr; /* pointer to current register window */ | |
e8af50a3 | 100 | float fpr[32]; /* floating point registers */ |
cf495bcf FB |
101 | uint32_t pc; /* program counter */ |
102 | uint32_t npc; /* next program counter */ | |
cf495bcf FB |
103 | uint32_t y; /* multiply/divide register */ |
104 | uint32_t psr; /* processor state register */ | |
e8af50a3 | 105 | uint32_t fsr; /* FPU state register */ |
cf495bcf FB |
106 | uint32_t T2; |
107 | uint32_t cwp; /* index of current register window (extracted | |
108 | from PSR) */ | |
109 | uint32_t wim; /* window invalid mask */ | |
e8af50a3 FB |
110 | uint32_t tbr; /* trap base register */ |
111 | int psrs; /* supervisor mode (extracted from PSR) */ | |
112 | int psrps; /* previous supervisor mode */ | |
113 | int psret; /* enable traps */ | |
e80cfcfc FB |
114 | int psrpil; /* interrupt level */ |
115 | int psref; /* enable fpu */ | |
cf495bcf FB |
116 | jmp_buf jmp_env; |
117 | int user_mode_only; | |
118 | int exception_index; | |
119 | int interrupt_index; | |
120 | int interrupt_request; | |
e8af50a3 | 121 | uint32_t exception_next_pc; |
cf495bcf FB |
122 | struct TranslationBlock *current_tb; |
123 | void *opaque; | |
124 | /* NOTE: we allow 8 more registers to handle wrapping */ | |
125 | uint32_t regbase[NWINDOWS * 16 + 8]; | |
d720b93d FB |
126 | |
127 | /* in order to avoid passing too many arguments to the memory | |
128 | write helpers, we store some rarely used information in the CPU | |
129 | context) */ | |
130 | unsigned long mem_write_pc; /* host pc at which the memory was | |
131 | written */ | |
132 | unsigned long mem_write_vaddr; /* target virtual addr at which the | |
133 | memory was written */ | |
e8af50a3 FB |
134 | /* 0 = kernel, 1 = user (may have 2 = kernel code, 3 = user code ?) */ |
135 | CPUTLBEntry tlb_read[2][CPU_TLB_SIZE]; | |
136 | CPUTLBEntry tlb_write[2][CPU_TLB_SIZE]; | |
137 | int error_code; | |
e8af50a3 FB |
138 | /* MMU regs */ |
139 | uint32_t mmuregs[16]; | |
140 | /* temporary float registers */ | |
141 | float ft0, ft1, ft2; | |
142 | double dt0, dt1, dt2; | |
143 | ||
144 | /* ice debug support */ | |
145 | uint32_t breakpoints[MAX_BREAKPOINTS]; | |
146 | int nb_breakpoints; | |
147 | int singlestep_enabled; /* XXX: should use CPU single step mode instead */ | |
148 | ||
7a3f1944 FB |
149 | } CPUSPARCState; |
150 | ||
151 | CPUSPARCState *cpu_sparc_init(void); | |
152 | int cpu_sparc_exec(CPUSPARCState *s); | |
153 | int cpu_sparc_close(CPUSPARCState *s); | |
e80cfcfc FB |
154 | void cpu_get_fp64(uint64_t *pmant, uint16_t *pexp, double f); |
155 | double cpu_put_fp64(uint64_t mant, uint16_t exp); | |
7a3f1944 | 156 | |
b4ff5987 FB |
157 | /* Fake impl 0, version 4 */ |
158 | #define GET_PSR(env) ((0 << 28) | (4 << 24) | env->psr | \ | |
159 | (env->psref? PSR_EF : 0) | \ | |
160 | (env->psrpil << 8) | \ | |
161 | (env->psrs? PSR_S : 0) | \ | |
162 | (env->psrs? PSR_PS : 0) | \ | |
163 | (env->psret? PSR_ET : 0) | env->cwp) | |
164 | ||
165 | #ifndef NO_CPU_IO_DEFS | |
166 | void cpu_set_cwp(CPUSPARCState *env1, int new_cwp); | |
167 | #endif | |
168 | ||
169 | #define PUT_PSR(env, val) do { int _tmp = val; \ | |
170 | env->psr = _tmp & ~PSR_ICC; \ | |
171 | env->psref = (_tmp & PSR_EF)? 1 : 0; \ | |
172 | env->psrpil = (_tmp & PSR_PIL) >> 8; \ | |
173 | env->psrs = (_tmp & PSR_S)? 1 : 0; \ | |
174 | env->psrps = (_tmp & PSR_PS)? 1 : 0; \ | |
175 | env->psret = (_tmp & PSR_ET)? 1 : 0; \ | |
176 | cpu_set_cwp(env, _tmp & PSR_CWP & (NWINDOWS - 1)); \ | |
177 | } while (0) | |
178 | ||
7a3f1944 FB |
179 | struct siginfo; |
180 | int cpu_sparc_signal_handler(int hostsignum, struct siginfo *info, void *puc); | |
7a3f1944 | 181 | |
e8af50a3 | 182 | #define TARGET_PAGE_BITS 12 /* 4k */ |
7a3f1944 FB |
183 | #include "cpu-all.h" |
184 | ||
185 | #endif |