]> git.proxmox.com Git - qemu.git/blame - target-sparc/op_helper.c
projects / qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
SPARC64: SFSR cleanup and fix
[qemu.git] / target-sparc / op_helper.c
CommitLineData
e8af50a3 1#include "exec.h"
eed152bb 2#include "host-utils.h"
1a2fb1c0 3#include "helper.h"
b04d9890 4#include "sysemu.h"
e8af50a3 5
e80cfcfc 6//#define DEBUG_MMU
952a328f 7//#define DEBUG_MXCC
94554550 8//#define DEBUG_UNALIGNED
6c36d3fa 9//#define DEBUG_UNASSIGNED
8543e2cf 10//#define DEBUG_ASI
d81fd722 11//#define DEBUG_PCALL
7e8695ed 12//#define DEBUG_PSTATE
b04d9890 13//#define DEBUG_CACHE_CONTROL
e80cfcfc 14
952a328f 15#ifdef DEBUG_MMU
001faf32
BS		 16#define DPRINTF_MMU(fmt, ...) \
17 do { printf("MMU: " fmt , ## __VA_ARGS__); } while (0)
952a328f 18#else
001faf32 19#define DPRINTF_MMU(fmt, ...) do {} while (0)
952a328f
BS		 20#endif
21
22#ifdef DEBUG_MXCC
001faf32
BS		 23#define DPRINTF_MXCC(fmt, ...) \
24 do { printf("MXCC: " fmt , ## __VA_ARGS__); } while (0)
952a328f 25#else
001faf32 26#define DPRINTF_MXCC(fmt, ...) do {} while (0)
952a328f
BS		 27#endif
28
8543e2cf 29#ifdef DEBUG_ASI
001faf32
BS		 30#define DPRINTF_ASI(fmt, ...) \
31 do { printf("ASI: " fmt , ## __VA_ARGS__); } while (0)
8543e2cf
BS		 32#endif
33
7e8695ed
IK		 34#ifdef DEBUG_PSTATE
35#define DPRINTF_PSTATE(fmt, ...) \
36 do { printf("PSTATE: " fmt , ## __VA_ARGS__); } while (0)
37#else
38#define DPRINTF_PSTATE(fmt, ...) do {} while (0)
39#endif
40
b04d9890
FC		 41#ifdef DEBUG_CACHE_CONTROL
42#define DPRINTF_CACHE_CONTROL(fmt, ...) \
43 do { printf("CACHE_CONTROL: " fmt , ## __VA_ARGS__); } while (0)
44#else
45#define DPRINTF_CACHE_CONTROL(fmt, ...) do {} while (0)
46#endif
47
2cade6a3
BS		 48#ifdef TARGET_SPARC64
49#ifndef TARGET_ABI32
50#define AM_CHECK(env1) ((env1)->pstate & PS_AM)
c2bc0e38 51#else
2cade6a3
BS		 52#define AM_CHECK(env1) (1)
53#endif
c2bc0e38
BS		 54#endif
55
21ffd181
BS		 56#define DT0 (env->dt0)
57#define DT1 (env->dt1)
58#define QT0 (env->qt0)
59#define QT1 (env->qt1)
60
b04d9890
FC		 61/* Leon3 cache control */
62
63/* Cache control: emulate the behavior of cache control registers but without
64 any effect on the emulated */
65
66#define CACHE_STATE_MASK 0x3
67#define CACHE_DISABLED 0x0
68#define CACHE_FROZEN 0x1
69#define CACHE_ENABLED 0x3
70
71/* Cache Control register fields */
72
73#define CACHE_CTRL_IF (1 << 4) /* Instruction Cache Freeze on Interrupt */
74#define CACHE_CTRL_DF (1 << 5) /* Data Cache Freeze on Interrupt */
75#define CACHE_CTRL_DP (1 << 14) /* Data cache flush pending */
76#define CACHE_CTRL_IP (1 << 15) /* Instruction cache flush pending */
77#define CACHE_CTRL_IB (1 << 16) /* Instruction burst fetch */
78#define CACHE_CTRL_FI (1 << 21) /* Flush Instruction cache (Write only) */
79#define CACHE_CTRL_FD (1 << 22) /* Flush Data cache (Write only) */
80#define CACHE_CTRL_DS (1 << 23) /* Data cache snoop enable */
81
b14ef7c9
BS		 82#if !defined(CONFIG_USER_ONLY)
83static void do_unassigned_access(target_phys_addr_t addr, int is_write,
84 int is_exec, int is_asi, int size);
85#else
86#ifdef TARGET_SPARC64
3c7b48b7 87static void do_unassigned_access(target_ulong addr, int is_write, int is_exec,
b14ef7c9
BS		 88 int is_asi, int size);
89#endif
3c7b48b7
PB		 90#endif
91
9c22a623 92#if defined(TARGET_SPARC64) && !defined(CONFIG_USER_ONLY)
697a77e6
IK		 93// Calculates TSB pointer value for fault page size 8k or 64k
94static uint64_t ultrasparc_tsb_pointer(uint64_t tsb_register,
95 uint64_t tag_access_register,
96 int page_size)
97{
98 uint64_t tsb_base = tsb_register & ~0x1fffULL;
6e8e7d4c
IK		 99 int tsb_split = (tsb_register & 0x1000ULL) ? 1 : 0;
100 int tsb_size = tsb_register & 0xf;
697a77e6
IK		 101
102 // discard lower 13 bits which hold tag access context
103 uint64_t tag_access_va = tag_access_register & ~0x1fffULL;
104
105 // now reorder bits
106 uint64_t tsb_base_mask = ~0x1fffULL;
107 uint64_t va = tag_access_va;
108
109 // move va bits to correct position
110 if (page_size == 8*1024) {
111 va >>= 9;
112 } else if (page_size == 64*1024) {
113 va >>= 12;
114 }
115
116 if (tsb_size) {
117 tsb_base_mask <<= tsb_size;
118 }
119
120 // calculate tsb_base mask and adjust va if split is in use
121 if (tsb_split) {
122 if (page_size == 8*1024) {
123 va &= ~(1ULL << (13 + tsb_size));
124 } else if (page_size == 64*1024) {
125 va |= (1ULL << (13 + tsb_size));
126 }
127 tsb_base_mask <<= 1;
128 }
129
130 return ((tsb_base & tsb_base_mask) | (va & ~tsb_base_mask)) & ~0xfULL;
131}
132
133// Calculates tag target register value by reordering bits
134// in tag access register
135static uint64_t ultrasparc_tag_target(uint64_t tag_access_register)
136{
137 return ((tag_access_register & 0x1fff) << 48) | (tag_access_register >> 22);
138}
139
f707726e
IK		 140static void replace_tlb_entry(SparcTLBEntry *tlb,
141 uint64_t tlb_tag, uint64_t tlb_tte,
142 CPUState *env1)
6e8e7d4c
IK		 143{
144 target_ulong mask, size, va, offset;
145
146 // flush page range if translation is valid
f707726e 147 if (TTE_IS_VALID(tlb->tte)) {
6e8e7d4c
IK		 148
149 mask = 0xffffffffffffe000ULL;
150 mask <<= 3 * ((tlb->tte >> 61) & 3);
151 size = ~mask + 1;
152
153 va = tlb->tag & mask;
154
155 for (offset = 0; offset < size; offset += TARGET_PAGE_SIZE) {
156 tlb_flush_page(env1, va + offset);
157 }
158 }
159
160 tlb->tag = tlb_tag;
161 tlb->tte = tlb_tte;
162}
163
164static void demap_tlb(SparcTLBEntry *tlb, target_ulong demap_addr,
f707726e 165 const char* strmmu, CPUState *env1)
6e8e7d4c
IK		 166{
167 unsigned int i;
168 target_ulong mask;
299b520c
IK		 169 uint64_t context;
170
171 int is_demap_context = (demap_addr >> 6) & 1;
172
173 // demap context
174 switch ((demap_addr >> 4) & 3) {
175 case 0: // primary
176 context = env1->dmmu.mmu_primary_context;
177 break;
178 case 1: // secondary
179 context = env1->dmmu.mmu_secondary_context;
180 break;
181 case 2: // nucleus
182 context = 0;
183 break;
184 case 3: // reserved
185 default:
186 return;
187 }
6e8e7d4c
IK		 188
189 for (i = 0; i < 64; i++) {
f707726e 190 if (TTE_IS_VALID(tlb[i].tte)) {
6e8e7d4c 191
299b520c
IK		 192 if (is_demap_context) {
193 // will remove non-global entries matching context value
194 if (TTE_IS_GLOBAL(tlb[i].tte) ||
195 !tlb_compare_context(&tlb[i], context)) {
196 continue;
197 }
198 } else {
199 // demap page
200 // will remove any entry matching VA
201 mask = 0xffffffffffffe000ULL;
202 mask <<= 3 * ((tlb[i].tte >> 61) & 3);
203
204 if (!compare_masked(demap_addr, tlb[i].tag, mask)) {
205 continue;
206 }
207
208 // entry should be global or matching context value
209 if (!TTE_IS_GLOBAL(tlb[i].tte) &&
210 !tlb_compare_context(&tlb[i], context)) {
211 continue;
212 }
213 }
6e8e7d4c 214
299b520c 215 replace_tlb_entry(&tlb[i], 0, 0, env1);
6e8e7d4c 216#ifdef DEBUG_MMU
299b520c 217 DPRINTF_MMU("%s demap invalidated entry [%02u]\n", strmmu, i);
d41160a3 218 dump_mmu(stdout, fprintf, env1);
6e8e7d4c 219#endif
6e8e7d4c
IK		 220 }
221 }
6e8e7d4c
IK		 222}
223
f707726e
IK		 224static void replace_tlb_1bit_lru(SparcTLBEntry *tlb,
225 uint64_t tlb_tag, uint64_t tlb_tte,
226 const char* strmmu, CPUState *env1)
227{
228 unsigned int i, replace_used;
229
230 // Try replacing invalid entry
231 for (i = 0; i < 64; i++) {
232 if (!TTE_IS_VALID(tlb[i].tte)) {
233 replace_tlb_entry(&tlb[i], tlb_tag, tlb_tte, env1);
234#ifdef DEBUG_MMU
235 DPRINTF_MMU("%s lru replaced invalid entry [%i]\n", strmmu, i);
d41160a3 236 dump_mmu(stdout, fprintf, env1);
f707726e
IK		 237#endif
238 return;
239 }
240 }
241
242 // All entries are valid, try replacing unlocked entry
243
244 for (replace_used = 0; replace_used < 2; ++replace_used) {
245
246 // Used entries are not replaced on first pass
247
248 for (i = 0; i < 64; i++) {
249 if (!TTE_IS_LOCKED(tlb[i].tte) && !TTE_IS_USED(tlb[i].tte)) {
250
251 replace_tlb_entry(&tlb[i], tlb_tag, tlb_tte, env1);
252#ifdef DEBUG_MMU
253 DPRINTF_MMU("%s lru replaced unlocked %s entry [%i]\n",
254 strmmu, (replace_used?"used":"unused"), i);
d41160a3 255 dump_mmu(stdout, fprintf, env1);
f707726e
IK		 256#endif
257 return;
258 }
259 }
260
261 // Now reset used bit and search for unused entries again
262
263 for (i = 0; i < 64; i++) {
264 TTE_SET_UNUSED(tlb[i].tte);
265 }
266 }
267
268#ifdef DEBUG_MMU
269 DPRINTF_MMU("%s lru replacement failed: no entries available\n", strmmu);
270#endif
271 // error state?
272}
273
697a77e6
IK		 274#endif
275
41db525e 276static inline target_ulong address_mask(CPUState *env1, target_ulong addr)
2cade6a3
BS		 277{
278#ifdef TARGET_SPARC64
279 if (AM_CHECK(env1))
41db525e 280 addr &= 0xffffffffULL;
2cade6a3 281#endif
41db525e 282 return addr;
2cade6a3
BS		 283}
284
1295001c
IK		 285/* returns true if access using this ASI is to have address translated by MMU
286 otherwise access is to raw physical address */
287static inline int is_translating_asi(int asi)
288{
289#ifdef TARGET_SPARC64
290 /* Ultrasparc IIi translating asi
291 - note this list is defined by cpu implementation
292 */
293 switch (asi) {
294 case 0x04 ... 0x11:
b5176d27
TS		 295 case 0x16 ... 0x19:
296 case 0x1E ... 0x1F:
1295001c
IK		 297 case 0x24 ... 0x2C:
298 case 0x70 ... 0x73:
299 case 0x78 ... 0x79:
300 case 0x80 ... 0xFF:
301 return 1;
302
303 default:
304 return 0;
305 }
306#else
307 /* TODO: check sparc32 bits */
308 return 0;
309#endif
310}
311
312static inline target_ulong asi_address_mask(CPUState *env1,
313 int asi, target_ulong addr)
314{
315 if (is_translating_asi(asi)) {
316 return address_mask(env, addr);
317 } else {
318 return addr;
319 }
320}
321
f4a5a5ba 322static void raise_exception(int tt)
9d893301
FB		 323{
324 env->exception_index = tt;
1162c041 325 cpu_loop_exit(env);
3b46e624 326}
9d893301 327
a7812ae4
PB		 328void HELPER(raise_exception)(int tt)
329{
330 raise_exception(tt);
331}
332
b04d9890
FC		 333void helper_shutdown(void)
334{
335#if !defined(CONFIG_USER_ONLY)
336 qemu_system_shutdown_request();
337#endif
338}
339
2b29924f
BS		 340void helper_check_align(target_ulong addr, uint32_t align)
341{
c2bc0e38
BS		 342 if (addr & align) {
343#ifdef DEBUG_UNALIGNED
344 printf("Unaligned access to 0x" TARGET_FMT_lx " from 0x" TARGET_FMT_lx
345 "\n", addr, env->pc);
346#endif
2b29924f 347 raise_exception(TT_UNALIGNED);
c2bc0e38 348 }
2b29924f
BS		 349}
350
44e7757c
BS		 351#define F_HELPER(name, p) void helper_f##name##p(void)
352
44e7757c 353#define F_BINOP(name) \
714547bb 354 float32 helper_f ## name ## s (float32 src1, float32 src2) \
44e7757c 355 { \
714547bb 356 return float32_ ## name (src1, src2, &env->fp_status); \
44e7757c
BS		 357 } \
358 F_HELPER(name, d) \
359 { \
360 DT0 = float64_ ## name (DT0, DT1, &env->fp_status); \
4e14008f
BS		 361 } \
362 F_HELPER(name, q) \
363 { \
364 QT0 = float128_ ## name (QT0, QT1, &env->fp_status); \
44e7757c 365 }
44e7757c
BS		 366
367F_BINOP(add);
368F_BINOP(sub);
369F_BINOP(mul);
370F_BINOP(div);
371#undef F_BINOP
372
d84763bc 373void helper_fsmuld(float32 src1, float32 src2)
1a2fb1c0 374{
d84763bc
BS		 375 DT0 = float64_mul(float32_to_float64(src1, &env->fp_status),
376 float32_to_float64(src2, &env->fp_status),
44e7757c
BS		 377 &env->fp_status);
378}
1a2fb1c0 379
4e14008f
BS		 380void helper_fdmulq(void)
381{
382 QT0 = float128_mul(float64_to_float128(DT0, &env->fp_status),
383 float64_to_float128(DT1, &env->fp_status),
384 &env->fp_status);
385}
4e14008f 386
714547bb 387float32 helper_fnegs(float32 src)
44e7757c 388{
714547bb 389 return float32_chs(src);
417454b0
BS		 390}
391
44e7757c
BS		 392#ifdef TARGET_SPARC64
393F_HELPER(neg, d)
7e8c2b6c 394{
44e7757c 395 DT0 = float64_chs(DT1);
7e8c2b6c 396}
4e14008f 397
4e14008f
BS		 398F_HELPER(neg, q)
399{
400 QT0 = float128_chs(QT1);
401}
402#endif
44e7757c
BS		 403
404/* Integer to float conversion. */
714547bb 405float32 helper_fitos(int32_t src)
a0c4cb4a 406{
714547bb 407 return int32_to_float32(src, &env->fp_status);
a0c4cb4a
FB		 408}
409
d84763bc 410void helper_fitod(int32_t src)
a0c4cb4a 411{
d84763bc 412 DT0 = int32_to_float64(src, &env->fp_status);
a0c4cb4a 413}
9c2b428e 414
c5d04e99 415void helper_fitoq(int32_t src)
4e14008f 416{
c5d04e99 417 QT0 = int32_to_float128(src, &env->fp_status);
4e14008f 418}
4e14008f 419
1e64e78d 420#ifdef TARGET_SPARC64
d84763bc 421float32 helper_fxtos(void)
1e64e78d 422{
d84763bc 423 return int64_to_float32(*((int64_t *)&DT1), &env->fp_status);
1e64e78d
BS		 424}
425
44e7757c 426F_HELPER(xto, d)
1e64e78d 427{
1e64e78d 428 DT0 = int64_to_float64(*((int64_t *)&DT1), &env->fp_status);
1e64e78d 429}
64a88d5d 430
4e14008f
BS		 431F_HELPER(xto, q)
432{
433 QT0 = int64_to_float128(*((int64_t *)&DT1), &env->fp_status);
434}
435#endif
44e7757c
BS		 436#undef F_HELPER
437
438/* floating point conversion */
d84763bc 439float32 helper_fdtos(void)
44e7757c 440{
d84763bc 441 return float64_to_float32(DT1, &env->fp_status);
44e7757c
BS		 442}
443
d84763bc 444void helper_fstod(float32 src)
44e7757c 445{
d84763bc 446 DT0 = float32_to_float64(src, &env->fp_status);
44e7757c 447}
9c2b428e 448
c5d04e99 449float32 helper_fqtos(void)
4e14008f 450{
c5d04e99 451 return float128_to_float32(QT1, &env->fp_status);
4e14008f
BS		 452}
453
c5d04e99 454void helper_fstoq(float32 src)
4e14008f 455{
c5d04e99 456 QT0 = float32_to_float128(src, &env->fp_status);
4e14008f
BS		 457}
458
459void helper_fqtod(void)
460{
461 DT0 = float128_to_float64(QT1, &env->fp_status);
462}
463
464void helper_fdtoq(void)
465{
466 QT0 = float64_to_float128(DT1, &env->fp_status);
467}
4e14008f 468
44e7757c 469/* Float to integer conversion. */
714547bb 470int32_t helper_fstoi(float32 src)
44e7757c 471{
714547bb 472 return float32_to_int32_round_to_zero(src, &env->fp_status);
44e7757c
BS		 473}
474
d84763bc 475int32_t helper_fdtoi(void)
44e7757c 476{
d84763bc 477 return float64_to_int32_round_to_zero(DT1, &env->fp_status);
44e7757c
BS		 478}
479
c5d04e99 480int32_t helper_fqtoi(void)
4e14008f 481{
c5d04e99 482 return float128_to_int32_round_to_zero(QT1, &env->fp_status);
4e14008f 483}
4e14008f 484
44e7757c 485#ifdef TARGET_SPARC64
d84763bc 486void helper_fstox(float32 src)
44e7757c 487{
d84763bc 488 *((int64_t *)&DT0) = float32_to_int64_round_to_zero(src, &env->fp_status);
44e7757c
BS		 489}
490
491void helper_fdtox(void)
492{
493 *((int64_t *)&DT0) = float64_to_int64_round_to_zero(DT1, &env->fp_status);
494}
495
4e14008f
BS		 496void helper_fqtox(void)
497{
498 *((int64_t *)&DT0) = float128_to_int64_round_to_zero(QT1, &env->fp_status);
499}
4e14008f 500
44e7757c
BS		 501void helper_faligndata(void)
502{
503 uint64_t tmp;
504
505 tmp = (*((uint64_t *)&DT0)) << ((env->gsr & 7) * 8);
06057e6f
BS		 506 /* on many architectures a shift of 64 does nothing */
507 if ((env->gsr & 7) != 0) {
508 tmp |= (*((uint64_t *)&DT1)) >> (64 - (env->gsr & 7) * 8);
509 }
44e7757c
BS		 510 *((uint64_t *)&DT0) = tmp;
511}
512
e2542fe2 513#ifdef HOST_WORDS_BIGENDIAN
44e7757c
BS		 514#define VIS_B64(n) b[7 - (n)]
515#define VIS_W64(n) w[3 - (n)]
516#define VIS_SW64(n) sw[3 - (n)]
517#define VIS_L64(n) l[1 - (n)]
518#define VIS_B32(n) b[3 - (n)]
519#define VIS_W32(n) w[1 - (n)]
520#else
521#define VIS_B64(n) b[n]
522#define VIS_W64(n) w[n]
523#define VIS_SW64(n) sw[n]
524#define VIS_L64(n) l[n]
525#define VIS_B32(n) b[n]
526#define VIS_W32(n) w[n]
527#endif
528
529typedef union {
530 uint8_t b[8];
531 uint16_t w[4];
532 int16_t sw[4];
533 uint32_t l[2];
afcb7375 534 uint64_t ll;
44e7757c
BS		 535 float64 d;
536} vis64;
537
538typedef union {
539 uint8_t b[4];
540 uint16_t w[2];
541 uint32_t l;
542 float32 f;
543} vis32;
544
545void helper_fpmerge(void)
546{
547 vis64 s, d;
548
549 s.d = DT0;
550 d.d = DT1;
551
552 // Reverse calculation order to handle overlap
553 d.VIS_B64(7) = s.VIS_B64(3);
554 d.VIS_B64(6) = d.VIS_B64(3);
555 d.VIS_B64(5) = s.VIS_B64(2);
556 d.VIS_B64(4) = d.VIS_B64(2);
557 d.VIS_B64(3) = s.VIS_B64(1);
558 d.VIS_B64(2) = d.VIS_B64(1);
559 d.VIS_B64(1) = s.VIS_B64(0);
560 //d.VIS_B64(0) = d.VIS_B64(0);
561
562 DT0 = d.d;
563}
564
565void helper_fmul8x16(void)
566{
567 vis64 s, d;
568 uint32_t tmp;
569
570 s.d = DT0;
571 d.d = DT1;
572
573#define PMUL(r) \
574 tmp = (int32_t)d.VIS_SW64(r) * (int32_t)s.VIS_B64(r); \
575 if ((tmp & 0xff) > 0x7f) \
576 tmp += 0x100; \
577 d.VIS_W64(r) = tmp >> 8;
578
579 PMUL(0);
580 PMUL(1);
581 PMUL(2);
582 PMUL(3);
583#undef PMUL
584
585 DT0 = d.d;
586}
587
588void helper_fmul8x16al(void)
589{
590 vis64 s, d;
591 uint32_t tmp;
592
593 s.d = DT0;
594 d.d = DT1;
595
596#define PMUL(r) \
597 tmp = (int32_t)d.VIS_SW64(1) * (int32_t)s.VIS_B64(r); \
598 if ((tmp & 0xff) > 0x7f) \
599 tmp += 0x100; \
600 d.VIS_W64(r) = tmp >> 8;
601
602 PMUL(0);
603 PMUL(1);
604 PMUL(2);
605 PMUL(3);
606#undef PMUL
607
608 DT0 = d.d;
609}
610
611void helper_fmul8x16au(void)
612{
613 vis64 s, d;
614 uint32_t tmp;
615
616 s.d = DT0;
617 d.d = DT1;
618
619#define PMUL(r) \
620 tmp = (int32_t)d.VIS_SW64(0) * (int32_t)s.VIS_B64(r); \
621 if ((tmp & 0xff) > 0x7f) \
622 tmp += 0x100; \
623 d.VIS_W64(r) = tmp >> 8;
624
625 PMUL(0);
626 PMUL(1);
627 PMUL(2);
628 PMUL(3);
629#undef PMUL
630
631 DT0 = d.d;
632}
633
634void helper_fmul8sux16(void)
635{
636 vis64 s, d;
637 uint32_t tmp;
638
639 s.d = DT0;
640 d.d = DT1;
641
642#define PMUL(r) \
643 tmp = (int32_t)d.VIS_SW64(r) * ((int32_t)s.VIS_SW64(r) >> 8); \
644 if ((tmp & 0xff) > 0x7f) \
645 tmp += 0x100; \
646 d.VIS_W64(r) = tmp >> 8;
647
648 PMUL(0);
649 PMUL(1);
650 PMUL(2);
651 PMUL(3);
652#undef PMUL
653
654 DT0 = d.d;
655}
656
657void helper_fmul8ulx16(void)
658{
659 vis64 s, d;
660 uint32_t tmp;
661
662 s.d = DT0;
663 d.d = DT1;
664
665#define PMUL(r) \
666 tmp = (int32_t)d.VIS_SW64(r) * ((uint32_t)s.VIS_B64(r * 2)); \
667 if ((tmp & 0xff) > 0x7f) \
668 tmp += 0x100; \
669 d.VIS_W64(r) = tmp >> 8;
670
671 PMUL(0);
672 PMUL(1);
673 PMUL(2);
674 PMUL(3);
675#undef PMUL
676
677 DT0 = d.d;
678}
679
680void helper_fmuld8sux16(void)
681{
682 vis64 s, d;
683 uint32_t tmp;
684
685 s.d = DT0;
686 d.d = DT1;
687
688#define PMUL(r) \
689 tmp = (int32_t)d.VIS_SW64(r) * ((int32_t)s.VIS_SW64(r) >> 8); \
690 if ((tmp & 0xff) > 0x7f) \
691 tmp += 0x100; \
692 d.VIS_L64(r) = tmp;
693
694 // Reverse calculation order to handle overlap
695 PMUL(1);
696 PMUL(0);
697#undef PMUL
698
699 DT0 = d.d;
700}
701
702void helper_fmuld8ulx16(void)
703{
704 vis64 s, d;
705 uint32_t tmp;
706
707 s.d = DT0;
708 d.d = DT1;
709
710#define PMUL(r) \
711 tmp = (int32_t)d.VIS_SW64(r) * ((uint32_t)s.VIS_B64(r * 2)); \
712 if ((tmp & 0xff) > 0x7f) \
713 tmp += 0x100; \
714 d.VIS_L64(r) = tmp;
715
716 // Reverse calculation order to handle overlap
717 PMUL(1);
718 PMUL(0);
719#undef PMUL
720
721 DT0 = d.d;
722}
723
724void helper_fexpand(void)
725{
726 vis32 s;
727 vis64 d;
728
729 s.l = (uint32_t)(*(uint64_t *)&DT0 & 0xffffffff);
730 d.d = DT1;
c55bda30
BS		 731 d.VIS_W64(0) = s.VIS_B32(0) << 4;
732 d.VIS_W64(1) = s.VIS_B32(1) << 4;
733 d.VIS_W64(2) = s.VIS_B32(2) << 4;
734 d.VIS_W64(3) = s.VIS_B32(3) << 4;
44e7757c
BS		 735
736 DT0 = d.d;
737}
738
739#define VIS_HELPER(name, F) \
740 void name##16(void) \
741 { \
742 vis64 s, d; \
743 \
744 s.d = DT0; \
745 d.d = DT1; \
746 \
747 d.VIS_W64(0) = F(d.VIS_W64(0), s.VIS_W64(0)); \
748 d.VIS_W64(1) = F(d.VIS_W64(1), s.VIS_W64(1)); \
749 d.VIS_W64(2) = F(d.VIS_W64(2), s.VIS_W64(2)); \
750 d.VIS_W64(3) = F(d.VIS_W64(3), s.VIS_W64(3)); \
751 \
752 DT0 = d.d; \
753 } \
754 \
1d01299d 755 uint32_t name##16s(uint32_t src1, uint32_t src2) \
44e7757c
BS		 756 { \
757 vis32 s, d; \
758 \
1d01299d
BS		 759 s.l = src1; \
760 d.l = src2; \
44e7757c
BS		 761 \
762 d.VIS_W32(0) = F(d.VIS_W32(0), s.VIS_W32(0)); \
763 d.VIS_W32(1) = F(d.VIS_W32(1), s.VIS_W32(1)); \
764 \
1d01299d 765 return d.l; \
44e7757c
BS		 766 } \
767 \
768 void name##32(void) \
769 { \
770 vis64 s, d; \
771 \
772 s.d = DT0; \
773 d.d = DT1; \
774 \
775 d.VIS_L64(0) = F(d.VIS_L64(0), s.VIS_L64(0)); \
776 d.VIS_L64(1) = F(d.VIS_L64(1), s.VIS_L64(1)); \
777 \
778 DT0 = d.d; \
779 } \
780 \
1d01299d 781 uint32_t name##32s(uint32_t src1, uint32_t src2) \
44e7757c
BS		 782 { \
783 vis32 s, d; \
784 \
1d01299d
BS		 785 s.l = src1; \
786 d.l = src2; \
44e7757c
BS		 787 \
788 d.l = F(d.l, s.l); \
789 \
1d01299d 790 return d.l; \
44e7757c
BS		 791 }
792
793#define FADD(a, b) ((a) + (b))
794#define FSUB(a, b) ((a) - (b))
795VIS_HELPER(helper_fpadd, FADD)
796VIS_HELPER(helper_fpsub, FSUB)
797
798#define VIS_CMPHELPER(name, F) \
afcb7375 799 uint64_t name##16(void) \
44e7757c
BS		 800 { \
801 vis64 s, d; \
802 \
803 s.d = DT0; \
804 d.d = DT1; \
805 \
afcb7375
TS		 806 d.VIS_W64(0) = F(s.VIS_W64(0), d.VIS_W64(0)) ? 1 : 0; \
807 d.VIS_W64(0) |= F(s.VIS_W64(1), d.VIS_W64(1)) ? 2 : 0; \
808 d.VIS_W64(0) |= F(s.VIS_W64(2), d.VIS_W64(2)) ? 4 : 0; \
809 d.VIS_W64(0) |= F(s.VIS_W64(3), d.VIS_W64(3)) ? 8 : 0; \
810 d.VIS_W64(1) = d.VIS_W64(2) = d.VIS_W64(3) = 0; \
44e7757c 811 \
afcb7375 812 return d.ll; \
44e7757c
BS		 813 } \
814 \
afcb7375 815 uint64_t name##32(void) \
44e7757c
BS		 816 { \
817 vis64 s, d; \
818 \
819 s.d = DT0; \
820 d.d = DT1; \
821 \
afcb7375
TS		 822 d.VIS_L64(0) = F(s.VIS_L64(0), d.VIS_L64(0)) ? 1 : 0; \
823 d.VIS_L64(0) |= F(s.VIS_L64(1), d.VIS_L64(1)) ? 2 : 0; \
824 d.VIS_L64(1) = 0; \
44e7757c 825 \
afcb7375 826 return d.ll; \
44e7757c
BS		 827 }
828
829#define FCMPGT(a, b) ((a) > (b))
830#define FCMPEQ(a, b) ((a) == (b))
831#define FCMPLE(a, b) ((a) <= (b))
832#define FCMPNE(a, b) ((a) != (b))
833
834VIS_CMPHELPER(helper_fcmpgt, FCMPGT)
835VIS_CMPHELPER(helper_fcmpeq, FCMPEQ)
836VIS_CMPHELPER(helper_fcmple, FCMPLE)
837VIS_CMPHELPER(helper_fcmpne, FCMPNE)
838#endif
839
840void helper_check_ieee_exceptions(void)
841{
842 target_ulong status;
843
844 status = get_float_exception_flags(&env->fp_status);
845 if (status) {
846 /* Copy IEEE 754 flags into FSR */
847 if (status & float_flag_invalid)
848 env->fsr |= FSR_NVC;
849 if (status & float_flag_overflow)
850 env->fsr |= FSR_OFC;
851 if (status & float_flag_underflow)
852 env->fsr |= FSR_UFC;
853 if (status & float_flag_divbyzero)
854 env->fsr |= FSR_DZC;
855 if (status & float_flag_inexact)
856 env->fsr |= FSR_NXC;
857
858 if ((env->fsr & FSR_CEXC_MASK) & ((env->fsr & FSR_TEM_MASK) >> 23)) {
859 /* Unmasked exception, generate a trap */
860 env->fsr |= FSR_FTT_IEEE_EXCP;
861 raise_exception(TT_FP_EXCP);
862 } else {
863 /* Accumulate exceptions */
864 env->fsr |= (env->fsr & FSR_CEXC_MASK) << 5;
865 }
866 }
867}
868
869void helper_clear_float_exceptions(void)
870{
871 set_float_exception_flags(0, &env->fp_status);
872}
873
714547bb 874float32 helper_fabss(float32 src)
e8af50a3 875{
714547bb 876 return float32_abs(src);
e8af50a3
FB		 877}
878
3475187d 879#ifdef TARGET_SPARC64
7e8c2b6c 880void helper_fabsd(void)
3475187d
FB		 881{
882 DT0 = float64_abs(DT1);
883}
4e14008f 884
4e14008f
BS		 885void helper_fabsq(void)
886{
887 QT0 = float128_abs(QT1);
888}
889#endif
3475187d 890
714547bb 891float32 helper_fsqrts(float32 src)
e8af50a3 892{
714547bb 893 return float32_sqrt(src, &env->fp_status);
e8af50a3
FB		 894}
895
7e8c2b6c 896void helper_fsqrtd(void)
e8af50a3 897{
7a0e1f41 898 DT0 = float64_sqrt(DT1, &env->fp_status);
e8af50a3
FB		 899}
900
4e14008f
BS		 901void helper_fsqrtq(void)
902{
903 QT0 = float128_sqrt(QT1, &env->fp_status);
904}
4e14008f 905
1b5f56b1 906#define GEN_FCMP(name, size, reg1, reg2, FS, E) \
7e8c2b6c 907 void glue(helper_, name) (void) \
65ce8c2f 908 { \
1b5f56b1
BS		 909 env->fsr &= FSR_FTT_NMASK; \
910 if (E && (glue(size, _is_any_nan)(reg1) || \
911 glue(size, _is_any_nan)(reg2)) && \
912 (env->fsr & FSR_NVM)) { \
913 env->fsr |= FSR_NVC; \
914 env->fsr |= FSR_FTT_IEEE_EXCP; \
915 raise_exception(TT_FP_EXCP); \
916 } \
65ce8c2f
FB		 917 switch (glue(size, _compare) (reg1, reg2, &env->fp_status)) { \
918 case float_relation_unordered: \
1b5f56b1 919 if ((env->fsr & FSR_NVM)) { \
417454b0
BS		 920 env->fsr |= FSR_NVC; \
921 env->fsr |= FSR_FTT_IEEE_EXCP; \
65ce8c2f
FB		 922 raise_exception(TT_FP_EXCP); \
923 } else { \
1b5f56b1
BS		 924 env->fsr &= ~((FSR_FCC1 | FSR_FCC0) << FS); \
925 env->fsr |= (FSR_FCC1 | FSR_FCC0) << FS; \
65ce8c2f
FB		 926 env->fsr |= FSR_NVA; \
927 } \
928 break; \
929 case float_relation_less: \
1b5f56b1
BS		 930 env->fsr &= ~((FSR_FCC1 | FSR_FCC0) << FS); \
931 env->fsr |= FSR_FCC0 << FS; \
65ce8c2f
FB		 932 break; \
933 case float_relation_greater: \
1b5f56b1
BS		 934 env->fsr &= ~((FSR_FCC1 | FSR_FCC0) << FS); \
935 env->fsr |= FSR_FCC1 << FS; \
65ce8c2f
FB		 936 break; \
937 default: \
1b5f56b1 938 env->fsr &= ~((FSR_FCC1 | FSR_FCC0) << FS); \
65ce8c2f
FB		 939 break; \
940 } \
e8af50a3 941 }
1b5f56b1 942#define GEN_FCMPS(name, size, FS, E) \
714547bb
BS		 943 void glue(helper_, name)(float32 src1, float32 src2) \
944 { \
1b5f56b1
BS		 945 env->fsr &= FSR_FTT_NMASK; \
946 if (E && (glue(size, _is_any_nan)(src1) || \
947 glue(size, _is_any_nan)(src2)) && \
948 (env->fsr & FSR_NVM)) { \
949 env->fsr |= FSR_NVC; \
950 env->fsr |= FSR_FTT_IEEE_EXCP; \
951 raise_exception(TT_FP_EXCP); \
952 } \
714547bb
BS		 953 switch (glue(size, _compare) (src1, src2, &env->fp_status)) { \
954 case float_relation_unordered: \
1b5f56b1 955 if ((env->fsr & FSR_NVM)) { \
714547bb
BS		 956 env->fsr |= FSR_NVC; \
957 env->fsr |= FSR_FTT_IEEE_EXCP; \
958 raise_exception(TT_FP_EXCP); \
959 } else { \
1b5f56b1
BS		 960 env->fsr &= ~((FSR_FCC1 | FSR_FCC0) << FS); \
961 env->fsr |= (FSR_FCC1 | FSR_FCC0) << FS; \
714547bb
BS		 962 env->fsr |= FSR_NVA; \
963 } \
964 break; \
965 case float_relation_less: \
1b5f56b1
BS		 966 env->fsr &= ~((FSR_FCC1 | FSR_FCC0) << FS); \
967 env->fsr |= FSR_FCC0 << FS; \
714547bb
BS		 968 break; \
969 case float_relation_greater: \
1b5f56b1
BS		 970 env->fsr &= ~((FSR_FCC1 | FSR_FCC0) << FS); \
971 env->fsr |= FSR_FCC1 << FS; \
714547bb
BS		 972 break; \
973 default: \
1b5f56b1 974 env->fsr &= ~((FSR_FCC1 | FSR_FCC0) << FS); \
714547bb
BS		 975 break; \
976 } \
714547bb 977 }
e8af50a3 978
714547bb 979GEN_FCMPS(fcmps, float32, 0, 0);
417454b0
BS		 980GEN_FCMP(fcmpd, float64, DT0, DT1, 0, 0);
981
714547bb 982GEN_FCMPS(fcmpes, float32, 0, 1);
417454b0 983GEN_FCMP(fcmped, float64, DT0, DT1, 0, 1);
3475187d 984
4e14008f
BS		 985GEN_FCMP(fcmpq, float128, QT0, QT1, 0, 0);
986GEN_FCMP(fcmpeq, float128, QT0, QT1, 0, 1);
4e14008f 987
8393617c
BS		 988static uint32_t compute_all_flags(void)
989{
990 return env->psr & PSR_ICC;
991}
992
993static uint32_t compute_C_flags(void)
994{
995 return env->psr & PSR_CARRY;
996}
997
5a4bb580 998static inline uint32_t get_NZ_icc(int32_t dst)
bdf9f35d
BS		 999{
1000 uint32_t ret = 0;
1001
5a4bb580
RH		 1002 if (dst == 0) {
1003 ret = PSR_ZERO;
1004 } else if (dst < 0) {
1005 ret = PSR_NEG;
1006 }
bdf9f35d
BS		 1007 return ret;
1008}
1009
8393617c
BS		 1010#ifdef TARGET_SPARC64
1011static uint32_t compute_all_flags_xcc(void)
1012{
1013 return env->xcc & PSR_ICC;
1014}
1015
1016static uint32_t compute_C_flags_xcc(void)
1017{
1018 return env->xcc & PSR_CARRY;
1019}
1020
5a4bb580 1021static inline uint32_t get_NZ_xcc(target_long dst)
bdf9f35d
BS		 1022{
1023 uint32_t ret = 0;
1024
5a4bb580
RH		 1025 if (!dst) {
1026 ret = PSR_ZERO;
1027 } else if (dst < 0) {
1028 ret = PSR_NEG;
1029 }
bdf9f35d
BS		 1030 return ret;
1031}
1032#endif
1033
6c78ea32
BS		 1034static inline uint32_t get_V_div_icc(target_ulong src2)
1035{
1036 uint32_t ret = 0;
1037
5a4bb580
RH		 1038 if (src2 != 0) {
1039 ret = PSR_OVF;
1040 }
6c78ea32
BS		 1041 return ret;
1042}
1043
1044static uint32_t compute_all_div(void)
1045{
1046 uint32_t ret;
1047
1048 ret = get_NZ_icc(CC_DST);
1049 ret |= get_V_div_icc(CC_SRC2);
1050 return ret;
1051}
1052
1053static uint32_t compute_C_div(void)
1054{
1055 return 0;
1056}
1057
5a4bb580 1058static inline uint32_t get_C_add_icc(uint32_t dst, uint32_t src1)
bdf9f35d
BS		 1059{
1060 uint32_t ret = 0;
1061
5a4bb580
RH		 1062 if (dst < src1) {
1063 ret = PSR_CARRY;
1064 }
bdf9f35d
BS		 1065 return ret;
1066}
1067
5a4bb580
RH		 1068static inline uint32_t get_C_addx_icc(uint32_t dst, uint32_t src1,
1069 uint32_t src2)
bdf9f35d
BS		 1070{
1071 uint32_t ret = 0;
1072
5a4bb580
RH		 1073 if (((src1 & src2) | (~dst & (src1 | src2))) & (1U << 31)) {
1074 ret = PSR_CARRY;
1075 }
1076 return ret;
1077}
1078
1079static inline uint32_t get_V_add_icc(uint32_t dst, uint32_t src1,
1080 uint32_t src2)
1081{
1082 uint32_t ret = 0;
1083
1084 if (((src1 ^ src2 ^ -1) & (src1 ^ dst)) & (1U << 31)) {
1085 ret = PSR_OVF;
1086 }
bdf9f35d
BS		 1087 return ret;
1088}
1089
bdf9f35d
BS		 1090#ifdef TARGET_SPARC64
1091static inline uint32_t get_C_add_xcc(target_ulong dst, target_ulong src1)
1092{
1093 uint32_t ret = 0;
1094
5a4bb580
RH		 1095 if (dst < src1) {
1096 ret = PSR_CARRY;
1097 }
1098 return ret;
1099}
1100
1101static inline uint32_t get_C_addx_xcc(target_ulong dst, target_ulong src1,
1102 target_ulong src2)
1103{
1104 uint32_t ret = 0;
1105
1106 if (((src1 & src2) | (~dst & (src1 | src2))) & (1ULL << 63)) {
1107 ret = PSR_CARRY;
1108 }
bdf9f35d
BS		 1109 return ret;
1110}
1111
1112static inline uint32_t get_V_add_xcc(target_ulong dst, target_ulong src1,
1113 target_ulong src2)
1114{
1115 uint32_t ret = 0;
1116
5a4bb580
RH		 1117 if (((src1 ^ src2 ^ -1) & (src1 ^ dst)) & (1ULL << 63)) {
1118 ret = PSR_OVF;
1119 }
bdf9f35d
BS		 1120 return ret;
1121}
1122
1123static uint32_t compute_all_add_xcc(void)
1124{
1125 uint32_t ret;
1126
1127 ret = get_NZ_xcc(CC_DST);
1128 ret |= get_C_add_xcc(CC_DST, CC_SRC);
1129 ret |= get_V_add_xcc(CC_DST, CC_SRC, CC_SRC2);
1130 return ret;
1131}
1132
1133static uint32_t compute_C_add_xcc(void)
1134{
1135 return get_C_add_xcc(CC_DST, CC_SRC);
1136}
8393617c
BS		 1137#endif
1138
3e6ba503 1139static uint32_t compute_all_add(void)
789c91ef
BS		 1140{
1141 uint32_t ret;
1142
1143 ret = get_NZ_icc(CC_DST);
5a4bb580 1144 ret |= get_C_add_icc(CC_DST, CC_SRC);
789c91ef
BS		 1145 ret |= get_V_add_icc(CC_DST, CC_SRC, CC_SRC2);
1146 return ret;
1147}
1148
3e6ba503 1149static uint32_t compute_C_add(void)
789c91ef 1150{
5a4bb580 1151 return get_C_add_icc(CC_DST, CC_SRC);
789c91ef
BS		 1152}
1153
1154#ifdef TARGET_SPARC64
1155static uint32_t compute_all_addx_xcc(void)
1156{
1157 uint32_t ret;
1158
1159 ret = get_NZ_xcc(CC_DST);
5a4bb580 1160 ret |= get_C_addx_xcc(CC_DST, CC_SRC, CC_SRC2);
789c91ef
BS		 1161 ret |= get_V_add_xcc(CC_DST, CC_SRC, CC_SRC2);
1162 return ret;
1163}
1164
1165static uint32_t compute_C_addx_xcc(void)
1166{
1167 uint32_t ret;
1168
5a4bb580 1169 ret = get_C_addx_xcc(CC_DST, CC_SRC, CC_SRC2);
789c91ef
BS		 1170 return ret;
1171}
1172#endif
1173
5a4bb580
RH		 1174static uint32_t compute_all_addx(void)
1175{
1176 uint32_t ret;
1177
1178 ret = get_NZ_icc(CC_DST);
1179 ret |= get_C_addx_icc(CC_DST, CC_SRC, CC_SRC2);
1180 ret |= get_V_add_icc(CC_DST, CC_SRC, CC_SRC2);
1181 return ret;
1182}
1183
1184static uint32_t compute_C_addx(void)
1185{
1186 uint32_t ret;
1187
1188 ret = get_C_addx_icc(CC_DST, CC_SRC, CC_SRC2);
1189 return ret;
1190}
1191
3b2d1e92
BS		 1192static inline uint32_t get_V_tag_icc(target_ulong src1, target_ulong src2)
1193{
1194 uint32_t ret = 0;
1195
5a4bb580
RH		 1196 if ((src1 | src2) & 0x3) {
1197 ret = PSR_OVF;
1198 }
3b2d1e92
BS		 1199 return ret;
1200}
1201
1202static uint32_t compute_all_tadd(void)
1203{
1204 uint32_t ret;
1205
1206 ret = get_NZ_icc(CC_DST);
5a4bb580 1207 ret |= get_C_add_icc(CC_DST, CC_SRC);
3b2d1e92
BS		 1208 ret |= get_V_add_icc(CC_DST, CC_SRC, CC_SRC2);
1209 ret |= get_V_tag_icc(CC_SRC, CC_SRC2);
1210 return ret;
1211}
1212
3b2d1e92
BS		 1213static uint32_t compute_all_taddtv(void)
1214{
1215 uint32_t ret;
1216
1217 ret = get_NZ_icc(CC_DST);
5a4bb580 1218 ret |= get_C_add_icc(CC_DST, CC_SRC);
3b2d1e92
BS		 1219 return ret;
1220}
1221
5a4bb580 1222static inline uint32_t get_C_sub_icc(uint32_t src1, uint32_t src2)
3b2d1e92 1223{
5a4bb580
RH		 1224 uint32_t ret = 0;
1225
1226 if (src1 < src2) {
1227 ret = PSR_CARRY;
1228 }
1229 return ret;
3b2d1e92
BS		 1230}
1231
5a4bb580
RH		 1232static inline uint32_t get_C_subx_icc(uint32_t dst, uint32_t src1,
1233 uint32_t src2)
d4b0d468
BS		 1234{
1235 uint32_t ret = 0;
1236
5a4bb580
RH		 1237 if (((~src1 & src2) | (dst & (~src1 | src2))) & (1U << 31)) {
1238 ret = PSR_CARRY;
1239 }
d4b0d468
BS		 1240 return ret;
1241}
1242
5a4bb580
RH		 1243static inline uint32_t get_V_sub_icc(uint32_t dst, uint32_t src1,
1244 uint32_t src2)
d4b0d468
BS		 1245{
1246 uint32_t ret = 0;
1247
5a4bb580
RH		 1248 if (((src1 ^ src2) & (src1 ^ dst)) & (1U << 31)) {
1249 ret = PSR_OVF;
1250 }
d4b0d468
BS		 1251 return ret;
1252}
1253
d4b0d468
BS		 1254
1255#ifdef TARGET_SPARC64
1256static inline uint32_t get_C_sub_xcc(target_ulong src1, target_ulong src2)
1257{
1258 uint32_t ret = 0;
1259
5a4bb580
RH		 1260 if (src1 < src2) {
1261 ret = PSR_CARRY;
1262 }
1263 return ret;
1264}
1265
1266static inline uint32_t get_C_subx_xcc(target_ulong dst, target_ulong src1,
1267 target_ulong src2)
1268{
1269 uint32_t ret = 0;
1270
1271 if (((~src1 & src2) | (dst & (~src1 | src2))) & (1ULL << 63)) {
1272 ret = PSR_CARRY;
1273 }
d4b0d468
BS		 1274 return ret;
1275}
1276
1277static inline uint32_t get_V_sub_xcc(target_ulong dst, target_ulong src1,
1278 target_ulong src2)
1279{
1280 uint32_t ret = 0;
1281
5a4bb580
RH		 1282 if (((src1 ^ src2) & (src1 ^ dst)) & (1ULL << 63)) {
1283 ret = PSR_OVF;
1284 }
d4b0d468
BS		 1285 return ret;
1286}
1287
1288static uint32_t compute_all_sub_xcc(void)
1289{
1290 uint32_t ret;
1291
1292 ret = get_NZ_xcc(CC_DST);
1293 ret |= get_C_sub_xcc(CC_SRC, CC_SRC2);
1294 ret |= get_V_sub_xcc(CC_DST, CC_SRC, CC_SRC2);
1295 return ret;
1296}
1297
1298static uint32_t compute_C_sub_xcc(void)
1299{
1300 return get_C_sub_xcc(CC_SRC, CC_SRC2);
1301}
1302#endif
1303
3e6ba503 1304static uint32_t compute_all_sub(void)
2ca1d92b
BS		 1305{
1306 uint32_t ret;
1307
1308 ret = get_NZ_icc(CC_DST);
5a4bb580 1309 ret |= get_C_sub_icc(CC_SRC, CC_SRC2);
2ca1d92b
BS		 1310 ret |= get_V_sub_icc(CC_DST, CC_SRC, CC_SRC2);
1311 return ret;
1312}
1313
3e6ba503 1314static uint32_t compute_C_sub(void)
2ca1d92b 1315{
5a4bb580 1316 return get_C_sub_icc(CC_SRC, CC_SRC2);
2ca1d92b
BS		 1317}
1318
1319#ifdef TARGET_SPARC64
1320static uint32_t compute_all_subx_xcc(void)
1321{
1322 uint32_t ret;
1323
1324 ret = get_NZ_xcc(CC_DST);
5a4bb580 1325 ret |= get_C_subx_xcc(CC_DST, CC_SRC, CC_SRC2);
2ca1d92b
BS		 1326 ret |= get_V_sub_xcc(CC_DST, CC_SRC, CC_SRC2);
1327 return ret;
1328}
1329
1330static uint32_t compute_C_subx_xcc(void)
1331{
1332 uint32_t ret;
1333
5a4bb580 1334 ret = get_C_subx_xcc(CC_DST, CC_SRC, CC_SRC2);
2ca1d92b
BS		 1335 return ret;
1336}
1337#endif
1338
5a4bb580 1339static uint32_t compute_all_subx(void)
3b2d1e92
BS		 1340{
1341 uint32_t ret;
1342
1343 ret = get_NZ_icc(CC_DST);
5a4bb580 1344 ret |= get_C_subx_icc(CC_DST, CC_SRC, CC_SRC2);
3b2d1e92 1345 ret |= get_V_sub_icc(CC_DST, CC_SRC, CC_SRC2);
3b2d1e92
BS		 1346 return ret;
1347}
1348
5a4bb580 1349static uint32_t compute_C_subx(void)
3b2d1e92 1350{
5a4bb580
RH		 1351 uint32_t ret;
1352
1353 ret = get_C_subx_icc(CC_DST, CC_SRC, CC_SRC2);
1354 return ret;
3b2d1e92
BS		 1355}
1356
5a4bb580 1357static uint32_t compute_all_tsub(void)
3b2d1e92
BS		 1358{
1359 uint32_t ret;
1360
1361 ret = get_NZ_icc(CC_DST);
5a4bb580
RH		 1362 ret |= get_C_sub_icc(CC_SRC, CC_SRC2);
1363 ret |= get_V_sub_icc(CC_DST, CC_SRC, CC_SRC2);
1364 ret |= get_V_tag_icc(CC_SRC, CC_SRC2);
3b2d1e92
BS		 1365 return ret;
1366}
1367
5a4bb580 1368static uint32_t compute_all_tsubtv(void)
3b2d1e92 1369{
5a4bb580
RH		 1370 uint32_t ret;
1371
1372 ret = get_NZ_icc(CC_DST);
1373 ret |= get_C_sub_icc(CC_SRC, CC_SRC2);
1374 return ret;
3b2d1e92
BS		 1375}
1376
38482a77
BS		 1377static uint32_t compute_all_logic(void)
1378{
1379 return get_NZ_icc(CC_DST);
1380}
1381
1382static uint32_t compute_C_logic(void)
1383{
1384 return 0;
1385}
1386
1387#ifdef TARGET_SPARC64
1388static uint32_t compute_all_logic_xcc(void)
1389{
1390 return get_NZ_xcc(CC_DST);
1391}
1392#endif
1393
8393617c
BS		 1394typedef struct CCTable {
1395 uint32_t (*compute_all)(void); /* return all the flags */
1396 uint32_t (*compute_c)(void); /* return the C flag */
1397} CCTable;
1398
1399static const CCTable icc_table[CC_OP_NB] = {
1400 /* CC_OP_DYNAMIC should never happen */
1401 [CC_OP_FLAGS] = { compute_all_flags, compute_C_flags },
6c78ea32 1402 [CC_OP_DIV] = { compute_all_div, compute_C_div },
bdf9f35d 1403 [CC_OP_ADD] = { compute_all_add, compute_C_add },
5a4bb580
RH		 1404 [CC_OP_ADDX] = { compute_all_addx, compute_C_addx },
1405 [CC_OP_TADD] = { compute_all_tadd, compute_C_add },
1406 [CC_OP_TADDTV] = { compute_all_taddtv, compute_C_add },
d4b0d468 1407 [CC_OP_SUB] = { compute_all_sub, compute_C_sub },
5a4bb580
RH		 1408 [CC_OP_SUBX] = { compute_all_subx, compute_C_subx },
1409 [CC_OP_TSUB] = { compute_all_tsub, compute_C_sub },
1410 [CC_OP_TSUBTV] = { compute_all_tsubtv, compute_C_sub },
38482a77 1411 [CC_OP_LOGIC] = { compute_all_logic, compute_C_logic },
8393617c
BS		 1412};
1413
1414#ifdef TARGET_SPARC64
1415static const CCTable xcc_table[CC_OP_NB] = {
1416 /* CC_OP_DYNAMIC should never happen */
1417 [CC_OP_FLAGS] = { compute_all_flags_xcc, compute_C_flags_xcc },
6c78ea32 1418 [CC_OP_DIV] = { compute_all_logic_xcc, compute_C_logic },
bdf9f35d 1419 [CC_OP_ADD] = { compute_all_add_xcc, compute_C_add_xcc },
789c91ef 1420 [CC_OP_ADDX] = { compute_all_addx_xcc, compute_C_addx_xcc },
3b2d1e92
BS		 1421 [CC_OP_TADD] = { compute_all_add_xcc, compute_C_add_xcc },
1422 [CC_OP_TADDTV] = { compute_all_add_xcc, compute_C_add_xcc },
d4b0d468 1423 [CC_OP_SUB] = { compute_all_sub_xcc, compute_C_sub_xcc },
2ca1d92b 1424 [CC_OP_SUBX] = { compute_all_subx_xcc, compute_C_subx_xcc },
3b2d1e92
BS		 1425 [CC_OP_TSUB] = { compute_all_sub_xcc, compute_C_sub_xcc },
1426 [CC_OP_TSUBTV] = { compute_all_sub_xcc, compute_C_sub_xcc },
38482a77 1427 [CC_OP_LOGIC] = { compute_all_logic_xcc, compute_C_logic },
8393617c
BS		 1428};
1429#endif
1430
1431void helper_compute_psr(void)
1432{
1433 uint32_t new_psr;
1434
1435 new_psr = icc_table[CC_OP].compute_all();
1436 env->psr = new_psr;
1437#ifdef TARGET_SPARC64
1438 new_psr = xcc_table[CC_OP].compute_all();
1439 env->xcc = new_psr;
1440#endif
1441 CC_OP = CC_OP_FLAGS;
1442}
1443
70c48285 1444uint32_t helper_compute_C_icc(void)
8393617c
BS		 1445{
1446 uint32_t ret;
1447
1448 ret = icc_table[CC_OP].compute_c() >> PSR_CARRY_SHIFT;
1449 return ret;
1450}
1451
5a834bb4
BS		 1452static inline void memcpy32(target_ulong *dst, const target_ulong *src)
1453{
1454 dst[0] = src[0];
1455 dst[1] = src[1];
1456 dst[2] = src[2];
1457 dst[3] = src[3];
1458 dst[4] = src[4];
1459 dst[5] = src[5];
1460 dst[6] = src[6];
1461 dst[7] = src[7];
1462}
1463
1464static void set_cwp(int new_cwp)
1465{
1466 /* put the modified wrap registers at their proper location */
1467 if (env->cwp == env->nwindows - 1) {
1468 memcpy32(env->regbase, env->regbase + env->nwindows * 16);
1469 }
1470 env->cwp = new_cwp;
1471
1472 /* put the wrap registers at their temporary location */
1473 if (new_cwp == env->nwindows - 1) {
1474 memcpy32(env->regbase + env->nwindows * 16, env->regbase);
1475 }
1476 env->regwptr = env->regbase + (new_cwp * 16);
1477}
1478
1479void cpu_set_cwp(CPUState *env1, int new_cwp)
1480{
1481 CPUState *saved_env;
1482
1483 saved_env = env;
1484 env = env1;
1485 set_cwp(new_cwp);
1486 env = saved_env;
1487}
1488
1489static target_ulong get_psr(void)
1490{
1491 helper_compute_psr();
1492
1493#if !defined (TARGET_SPARC64)
1494 return env->version | (env->psr & PSR_ICC) |
1495 (env->psref? PSR_EF : 0) |
1496 (env->psrpil << 8) |
1497 (env->psrs? PSR_S : 0) |
1498 (env->psrps? PSR_PS : 0) |
1499 (env->psret? PSR_ET : 0) | env->cwp;
1500#else
2aae2b8e 1501 return env->psr & PSR_ICC;
5a834bb4
BS		 1502#endif
1503}
1504
1505target_ulong cpu_get_psr(CPUState *env1)
1506{
1507 CPUState *saved_env;
1508 target_ulong ret;
1509
1510 saved_env = env;
1511 env = env1;
1512 ret = get_psr();
1513 env = saved_env;
1514 return ret;
1515}
1516
1517static void put_psr(target_ulong val)
1518{
1519 env->psr = val & PSR_ICC;
2aae2b8e 1520#if !defined (TARGET_SPARC64)
5a834bb4
BS		 1521 env->psref = (val & PSR_EF)? 1 : 0;
1522 env->psrpil = (val & PSR_PIL) >> 8;
2aae2b8e 1523#endif
5a834bb4
BS		 1524#if ((!defined (TARGET_SPARC64)) && !defined(CONFIG_USER_ONLY))
1525 cpu_check_irqs(env);
1526#endif
2aae2b8e 1527#if !defined (TARGET_SPARC64)
5a834bb4
BS		 1528 env->psrs = (val & PSR_S)? 1 : 0;
1529 env->psrps = (val & PSR_PS)? 1 : 0;
5a834bb4 1530 env->psret = (val & PSR_ET)? 1 : 0;
5a834bb4 1531 set_cwp(val & PSR_CWP);
2aae2b8e 1532#endif
5a834bb4
BS		 1533 env->cc_op = CC_OP_FLAGS;
1534}
1535
1536void cpu_put_psr(CPUState *env1, target_ulong val)
1537{
1538 CPUState *saved_env;
1539
1540 saved_env = env;
1541 env = env1;
1542 put_psr(val);
1543 env = saved_env;
1544}
1545
1546static int cwp_inc(int cwp)
1547{
1548 if (unlikely(cwp >= env->nwindows)) {
1549 cwp -= env->nwindows;
1550 }
1551 return cwp;
1552}
1553
1554int cpu_cwp_inc(CPUState *env1, int cwp)
1555{
1556 CPUState *saved_env;
1557 target_ulong ret;
1558
1559 saved_env = env;
1560 env = env1;
1561 ret = cwp_inc(cwp);
1562 env = saved_env;
1563 return ret;
1564}
1565
1566static int cwp_dec(int cwp)
1567{
1568 if (unlikely(cwp < 0)) {
1569 cwp += env->nwindows;
1570 }
1571 return cwp;
1572}
1573
1574int cpu_cwp_dec(CPUState *env1, int cwp)
1575{
1576 CPUState *saved_env;
1577 target_ulong ret;
1578
1579 saved_env = env;
1580 env = env1;
1581 ret = cwp_dec(cwp);
1582 env = saved_env;
1583 return ret;
1584}
1585
3475187d 1586#ifdef TARGET_SPARC64
714547bb 1587GEN_FCMPS(fcmps_fcc1, float32, 22, 0);
417454b0 1588GEN_FCMP(fcmpd_fcc1, float64, DT0, DT1, 22, 0);
64a88d5d 1589GEN_FCMP(fcmpq_fcc1, float128, QT0, QT1, 22, 0);
417454b0 1590
714547bb 1591GEN_FCMPS(fcmps_fcc2, float32, 24, 0);
417454b0 1592GEN_FCMP(fcmpd_fcc2, float64, DT0, DT1, 24, 0);
64a88d5d 1593GEN_FCMP(fcmpq_fcc2, float128, QT0, QT1, 24, 0);
417454b0 1594
714547bb 1595GEN_FCMPS(fcmps_fcc3, float32, 26, 0);
417454b0 1596GEN_FCMP(fcmpd_fcc3, float64, DT0, DT1, 26, 0);
64a88d5d 1597GEN_FCMP(fcmpq_fcc3, float128, QT0, QT1, 26, 0);
417454b0 1598
714547bb 1599GEN_FCMPS(fcmpes_fcc1, float32, 22, 1);
417454b0 1600GEN_FCMP(fcmped_fcc1, float64, DT0, DT1, 22, 1);
64a88d5d 1601GEN_FCMP(fcmpeq_fcc1, float128, QT0, QT1, 22, 1);
3475187d 1602
714547bb 1603GEN_FCMPS(fcmpes_fcc2, float32, 24, 1);
417454b0 1604GEN_FCMP(fcmped_fcc2, float64, DT0, DT1, 24, 1);
64a88d5d 1605GEN_FCMP(fcmpeq_fcc2, float128, QT0, QT1, 24, 1);
3475187d 1606
714547bb 1607GEN_FCMPS(fcmpes_fcc3, float32, 26, 1);
417454b0 1608GEN_FCMP(fcmped_fcc3, float64, DT0, DT1, 26, 1);
4e14008f
BS		 1609GEN_FCMP(fcmpeq_fcc3, float128, QT0, QT1, 26, 1);
1610#endif
714547bb 1611#undef GEN_FCMPS
3475187d 1612
77f193da
BS		 1613#if !defined(TARGET_SPARC64) && !defined(CONFIG_USER_ONLY) && \
1614 defined(DEBUG_MXCC)
952a328f
BS		 1615static void dump_mxcc(CPUState *env)
1616{
0bf9e31a
BS		 1617 printf("mxccdata: %016" PRIx64 " %016" PRIx64 " %016" PRIx64 " %016" PRIx64
1618 "\n",
77f193da
BS		 1619 env->mxccdata[0], env->mxccdata[1],
1620 env->mxccdata[2], env->mxccdata[3]);
0bf9e31a
BS		 1621 printf("mxccregs: %016" PRIx64 " %016" PRIx64 " %016" PRIx64 " %016" PRIx64
1622 "\n"
1623 " %016" PRIx64 " %016" PRIx64 " %016" PRIx64 " %016" PRIx64
1624 "\n",
77f193da
BS		 1625 env->mxccregs[0], env->mxccregs[1],
1626 env->mxccregs[2], env->mxccregs[3],
1627 env->mxccregs[4], env->mxccregs[5],
1628 env->mxccregs[6], env->mxccregs[7]);
952a328f
BS		 1629}
1630#endif
1631
1a2fb1c0
BS		 1632#if (defined(TARGET_SPARC64) || !defined(CONFIG_USER_ONLY)) \
1633 && defined(DEBUG_ASI)
1634static void dump_asi(const char *txt, target_ulong addr, int asi, int size,
1635 uint64_t r1)
8543e2cf
BS		 1636{
1637 switch (size)
1638 {
1639 case 1:
1a2fb1c0
BS		 1640 DPRINTF_ASI("%s "TARGET_FMT_lx " asi 0x%02x = %02" PRIx64 "\n", txt,
1641 addr, asi, r1 & 0xff);
8543e2cf
BS		 1642 break;
1643 case 2:
1a2fb1c0
BS		 1644 DPRINTF_ASI("%s "TARGET_FMT_lx " asi 0x%02x = %04" PRIx64 "\n", txt,
1645 addr, asi, r1 & 0xffff);
8543e2cf
BS		 1646 break;
1647 case 4:
1a2fb1c0
BS		 1648 DPRINTF_ASI("%s "TARGET_FMT_lx " asi 0x%02x = %08" PRIx64 "\n", txt,
1649 addr, asi, r1 & 0xffffffff);
8543e2cf
BS		 1650 break;
1651 case 8:
1a2fb1c0
BS		 1652 DPRINTF_ASI("%s "TARGET_FMT_lx " asi 0x%02x = %016" PRIx64 "\n", txt,
1653 addr, asi, r1);
8543e2cf
BS		 1654 break;
1655 }
1656}
1657#endif
1658
1a2fb1c0
BS		 1659#ifndef TARGET_SPARC64
1660#ifndef CONFIG_USER_ONLY
b04d9890
FC		 1661
1662
1663/* Leon3 cache control */
1664
60f356e8 1665static void leon3_cache_control_int(void)
b04d9890
FC		 1666{
1667 uint32_t state = 0;
1668
1669 if (env->cache_control & CACHE_CTRL_IF) {
1670 /* Instruction cache state */
1671 state = env->cache_control & CACHE_STATE_MASK;
1672 if (state == CACHE_ENABLED) {
1673 state = CACHE_FROZEN;
1674 DPRINTF_CACHE_CONTROL("Instruction cache: freeze\n");
1675 }
1676
1677 env->cache_control &= ~CACHE_STATE_MASK;
1678 env->cache_control |= state;
1679 }
1680
1681 if (env->cache_control & CACHE_CTRL_DF) {
1682 /* Data cache state */
1683 state = (env->cache_control >> 2) & CACHE_STATE_MASK;
1684 if (state == CACHE_ENABLED) {
1685 state = CACHE_FROZEN;
1686 DPRINTF_CACHE_CONTROL("Data cache: freeze\n");
1687 }
1688
1689 env->cache_control &= ~(CACHE_STATE_MASK << 2);
1690 env->cache_control |= (state << 2);
1691 }
1692}
1693
1694static void leon3_cache_control_st(target_ulong addr, uint64_t val, int size)
1695{
1696 DPRINTF_CACHE_CONTROL("st addr:%08x, val:%" PRIx64 ", size:%d\n",
1697 addr, val, size);
1698
1699 if (size != 4) {
1700 DPRINTF_CACHE_CONTROL("32bits only\n");
1701 return;
1702 }
1703
1704 switch (addr) {
1705 case 0x00: /* Cache control */
1706
1707 /* These values must always be read as zeros */
1708 val &= ~CACHE_CTRL_FD;
1709 val &= ~CACHE_CTRL_FI;
1710 val &= ~CACHE_CTRL_IB;
1711 val &= ~CACHE_CTRL_IP;
1712 val &= ~CACHE_CTRL_DP;
1713
1714 env->cache_control = val;
1715 break;
1716 case 0x04: /* Instruction cache configuration */
1717 case 0x08: /* Data cache configuration */
1718 /* Read Only */
1719 break;
1720 default:
1721 DPRINTF_CACHE_CONTROL("write unknown register %08x\n", addr);
1722 break;
1723 };
1724}
1725
1726static uint64_t leon3_cache_control_ld(target_ulong addr, int size)
1727{
1728 uint64_t ret = 0;
1729
1730 if (size != 4) {
1731 DPRINTF_CACHE_CONTROL("32bits only\n");
1732 return 0;
1733 }
1734
1735 switch (addr) {
1736 case 0x00: /* Cache control */
1737 ret = env->cache_control;
1738 break;
1739
1740 /* Configuration registers are read and only always keep those
1741 predefined values */
1742
1743 case 0x04: /* Instruction cache configuration */
1744 ret = 0x10220000;
1745 break;
1746 case 0x08: /* Data cache configuration */
1747 ret = 0x18220000;
1748 break;
1749 default:
1750 DPRINTF_CACHE_CONTROL("read unknown register %08x\n", addr);
1751 break;
1752 };
60f356e8 1753 DPRINTF_CACHE_CONTROL("ld addr:%08x, ret:0x%" PRIx64 ", size:%d\n",
b04d9890
FC		 1754 addr, ret, size);
1755 return ret;
1756}
1757
60f356e8
FC		 1758void leon3_irq_manager(void *irq_manager, int intno)
1759{
1760 leon3_irq_ack(irq_manager, intno);
1761 leon3_cache_control_int();
1762}
1763
1a2fb1c0 1764uint64_t helper_ld_asi(target_ulong addr, int asi, int size, int sign)
e8af50a3 1765{
1a2fb1c0 1766 uint64_t ret = 0;
8543e2cf 1767#if defined(DEBUG_MXCC) || defined(DEBUG_ASI)
1a2fb1c0 1768 uint32_t last_addr = addr;
952a328f 1769#endif
e80cfcfc 1770
c2bc0e38 1771 helper_check_align(addr, size - 1);
e80cfcfc 1772 switch (asi) {
b04d9890 1773 case 2: /* SuperSparc MXCC registers and Leon3 cache control */
1a2fb1c0 1774 switch (addr) {
b04d9890
FC		 1775 case 0x00: /* Leon3 Cache Control */
1776 case 0x08: /* Leon3 Instruction Cache config */
1777 case 0x0C: /* Leon3 Date Cache config */
60f356e8
FC		 1778 if (env->def->features & CPU_FEATURE_CACHE_CTRL) {
1779 ret = leon3_cache_control_ld(addr, size);
1780 }
b04d9890 1781 break;
952a328f 1782 case 0x01c00a00: /* MXCC control register */
1a2fb1c0
BS		 1783 if (size == 8)
1784 ret = env->mxccregs[3];
1785 else
77f193da
BS		 1786 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1787 size);
952a328f
BS		 1788 break;
1789 case 0x01c00a04: /* MXCC control register */
1790 if (size == 4)
1791 ret = env->mxccregs[3];
1792 else
77f193da
BS		 1793 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1794 size);
952a328f 1795 break;
295db113
BS		 1796 case 0x01c00c00: /* Module reset register */
1797 if (size == 8) {
1a2fb1c0 1798 ret = env->mxccregs[5];
295db113
BS		 1799 // should we do something here?
1800 } else
77f193da
BS		 1801 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1802 size);
295db113 1803 break;
952a328f 1804 case 0x01c00f00: /* MBus port address register */
1a2fb1c0
BS		 1805 if (size == 8)
1806 ret = env->mxccregs[7];
1807 else
77f193da
BS		 1808 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1809 size);
952a328f
BS		 1810 break;
1811 default:
77f193da
BS		 1812 DPRINTF_MXCC("%08x: unimplemented address, size: %d\n", addr,
1813 size);
952a328f
BS		 1814 break;
1815 }
77f193da 1816 DPRINTF_MXCC("asi = %d, size = %d, sign = %d, "
9827e450 1817 "addr = %08x -> ret = %" PRIx64 ","
1a2fb1c0 1818 "addr = %08x\n", asi, size, sign, last_addr, ret, addr);
952a328f
BS		 1819#ifdef DEBUG_MXCC
1820 dump_mxcc(env);
1821#endif
6c36d3fa 1822 break;
e8af50a3 1823 case 3: /* MMU probe */
0f8a249a
BS		 1824 {
1825 int mmulev;
1826
1a2fb1c0 1827 mmulev = (addr >> 8) & 15;
0f8a249a
BS		 1828 if (mmulev > 4)
1829 ret = 0;
1a2fb1c0
BS		 1830 else
1831 ret = mmu_probe(env, addr, mmulev);
1832 DPRINTF_MMU("mmu_probe: 0x%08x (lev %d) -> 0x%08" PRIx64 "\n",
1833 addr, mmulev, ret);
0f8a249a
BS		 1834 }
1835 break;
e8af50a3 1836 case 4: /* read MMU regs */
0f8a249a 1837 {
1a2fb1c0 1838 int reg = (addr >> 8) & 0x1f;
3b46e624 1839
0f8a249a
BS		 1840 ret = env->mmuregs[reg];
1841 if (reg == 3) /* Fault status cleared on read */
3dd9a152
BS		 1842 env->mmuregs[3] = 0;
1843 else if (reg == 0x13) /* Fault status read */
1844 ret = env->mmuregs[3];
1845 else if (reg == 0x14) /* Fault address read */
1846 ret = env->mmuregs[4];
1a2fb1c0 1847 DPRINTF_MMU("mmu_read: reg[%d] = 0x%08" PRIx64 "\n", reg, ret);
0f8a249a
BS		 1848 }
1849 break;
045380be
BS		 1850 case 5: // Turbosparc ITLB Diagnostic
1851 case 6: // Turbosparc DTLB Diagnostic
1852 case 7: // Turbosparc IOTLB Diagnostic
1853 break;
6c36d3fa
BS		 1854 case 9: /* Supervisor code access */
1855 switch(size) {
1856 case 1:
1a2fb1c0 1857 ret = ldub_code(addr);
6c36d3fa
BS		 1858 break;
1859 case 2:
a4e7dd52 1860 ret = lduw_code(addr);
6c36d3fa
BS		 1861 break;
1862 default:
1863 case 4:
a4e7dd52 1864 ret = ldl_code(addr);
6c36d3fa
BS		 1865 break;
1866 case 8:
a4e7dd52 1867 ret = ldq_code(addr);
6c36d3fa
BS		 1868 break;
1869 }
1870 break;
81ad8ba2
BS		 1871 case 0xa: /* User data access */
1872 switch(size) {
1873 case 1:
1a2fb1c0 1874 ret = ldub_user(addr);
81ad8ba2
BS		 1875 break;
1876 case 2:
a4e7dd52 1877 ret = lduw_user(addr);
81ad8ba2
BS		 1878 break;
1879 default:
1880 case 4:
a4e7dd52 1881 ret = ldl_user(addr);
81ad8ba2
BS		 1882 break;
1883 case 8:
a4e7dd52 1884 ret = ldq_user(addr);
81ad8ba2
BS		 1885 break;
1886 }
1887 break;
1888 case 0xb: /* Supervisor data access */
1889 switch(size) {
1890 case 1:
1a2fb1c0 1891 ret = ldub_kernel(addr);
81ad8ba2
BS		 1892 break;
1893 case 2:
a4e7dd52 1894 ret = lduw_kernel(addr);
81ad8ba2
BS		 1895 break;
1896 default:
1897 case 4:
a4e7dd52 1898 ret = ldl_kernel(addr);
81ad8ba2
BS		 1899 break;
1900 case 8:
a4e7dd52 1901 ret = ldq_kernel(addr);
81ad8ba2
BS		 1902 break;
1903 }
1904 break;
6c36d3fa
BS		 1905 case 0xc: /* I-cache tag */
1906 case 0xd: /* I-cache data */
1907 case 0xe: /* D-cache tag */
1908 case 0xf: /* D-cache data */
1909 break;
1910 case 0x20: /* MMU passthrough */
02aab46a
FB		 1911 switch(size) {
1912 case 1:
1a2fb1c0 1913 ret = ldub_phys(addr);
02aab46a
FB		 1914 break;
1915 case 2:
a4e7dd52 1916 ret = lduw_phys(addr);
02aab46a
FB		 1917 break;
1918 default:
1919 case 4:
a4e7dd52 1920 ret = ldl_phys(addr);
02aab46a 1921 break;
9e61bde5 1922 case 8:
a4e7dd52 1923 ret = ldq_phys(addr);
0f8a249a 1924 break;
02aab46a 1925 }
0f8a249a 1926 break;
7d85892b 1927 case 0x21 ... 0x2f: /* MMU passthrough, 0x100000000 to 0xfffffffff */
5dcb6b91
BS		 1928 switch(size) {
1929 case 1:
c227f099
AL		 1930 ret = ldub_phys((target_phys_addr_t)addr
1931 | ((target_phys_addr_t)(asi & 0xf) << 32));
5dcb6b91
BS		 1932 break;
1933 case 2:
c227f099
AL		 1934 ret = lduw_phys((target_phys_addr_t)addr
1935 | ((target_phys_addr_t)(asi & 0xf) << 32));
5dcb6b91
BS		 1936 break;
1937 default:
1938 case 4:
c227f099
AL		 1939 ret = ldl_phys((target_phys_addr_t)addr
1940 | ((target_phys_addr_t)(asi & 0xf) << 32));
5dcb6b91
BS		 1941 break;
1942 case 8:
c227f099
AL		 1943 ret = ldq_phys((target_phys_addr_t)addr
1944 | ((target_phys_addr_t)(asi & 0xf) << 32));
0f8a249a 1945 break;
5dcb6b91 1946 }
0f8a249a 1947 break;
045380be
BS		 1948 case 0x30: // Turbosparc secondary cache diagnostic
1949 case 0x31: // Turbosparc RAM snoop
1950 case 0x32: // Turbosparc page table descriptor diagnostic
666c87aa
BS		 1951 case 0x39: /* data cache diagnostic register */
1952 ret = 0;
1953 break;
4017190e
BS		 1954 case 0x38: /* SuperSPARC MMU Breakpoint Control Registers */
1955 {
1956 int reg = (addr >> 8) & 3;
1957
1958 switch(reg) {
1959 case 0: /* Breakpoint Value (Addr) */
1960 ret = env->mmubpregs[reg];
1961 break;
1962 case 1: /* Breakpoint Mask */
1963 ret = env->mmubpregs[reg];
1964 break;
1965 case 2: /* Breakpoint Control */
1966 ret = env->mmubpregs[reg];
1967 break;
1968 case 3: /* Breakpoint Status */
1969 ret = env->mmubpregs[reg];
1970 env->mmubpregs[reg] = 0ULL;
1971 break;
1972 }
0bf9e31a
BS		 1973 DPRINTF_MMU("read breakpoint reg[%d] 0x%016" PRIx64 "\n", reg,
1974 ret);
4017190e
BS		 1975 }
1976 break;
4d2c2b77
BS		 1977 case 0x49: /* SuperSPARC MMU Counter Breakpoint Value */
1978 ret = env->mmubpctrv;
1979 break;
1980 case 0x4a: /* SuperSPARC MMU Counter Breakpoint Control */
1981 ret = env->mmubpctrc;
1982 break;
1983 case 0x4b: /* SuperSPARC MMU Counter Breakpoint Status */
1984 ret = env->mmubpctrs;
1985 break;
1986 case 0x4c: /* SuperSPARC MMU Breakpoint Action */
1987 ret = env->mmubpaction;
1988 break;
045380be 1989 case 8: /* User code access, XXX */
e8af50a3 1990 default:
e18231a3 1991 do_unassigned_access(addr, 0, 0, asi, size);
0f8a249a
BS		 1992 ret = 0;
1993 break;
e8af50a3 1994 }
81ad8ba2
BS		 1995 if (sign) {
1996 switch(size) {
1997 case 1:
1a2fb1c0 1998 ret = (int8_t) ret;
e32664fb 1999 break;
81ad8ba2 2000 case 2:
1a2fb1c0
BS		 2001 ret = (int16_t) ret;
2002 break;
2003 case 4:
2004 ret = (int32_t) ret;
e32664fb 2005 break;
81ad8ba2 2006 default:
81ad8ba2
BS		 2007 break;
2008 }
2009 }
8543e2cf 2010#ifdef DEBUG_ASI
1a2fb1c0 2011 dump_asi("read ", last_addr, asi, size, ret);
8543e2cf 2012#endif
1a2fb1c0 2013 return ret;
e8af50a3
FB		 2014}
2015
1a2fb1c0 2016void helper_st_asi(target_ulong addr, uint64_t val, int asi, int size)
e8af50a3 2017{
c2bc0e38 2018 helper_check_align(addr, size - 1);
e8af50a3 2019 switch(asi) {
b04d9890 2020 case 2: /* SuperSparc MXCC registers and Leon3 cache control */
1a2fb1c0 2021 switch (addr) {
b04d9890
FC		 2022 case 0x00: /* Leon3 Cache Control */
2023 case 0x08: /* Leon3 Instruction Cache config */
2024 case 0x0C: /* Leon3 Date Cache config */
60f356e8
FC		 2025 if (env->def->features & CPU_FEATURE_CACHE_CTRL) {
2026 leon3_cache_control_st(addr, val, size);
2027 }
b04d9890
FC		 2028 break;
2029
952a328f
BS		 2030 case 0x01c00000: /* MXCC stream data register 0 */
2031 if (size == 8)
1a2fb1c0 2032 env->mxccdata[0] = val;
952a328f 2033 else
77f193da
BS		 2034 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2035 size);
952a328f
BS		 2036 break;
2037 case 0x01c00008: /* MXCC stream data register 1 */
2038 if (size == 8)
1a2fb1c0 2039 env->mxccdata[1] = val;
952a328f 2040 else
77f193da
BS		 2041 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2042 size);
952a328f
BS		 2043 break;
2044 case 0x01c00010: /* MXCC stream data register 2 */
2045 if (size == 8)
1a2fb1c0 2046 env->mxccdata[2] = val;
952a328f 2047 else
77f193da
BS		 2048 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2049 size);
952a328f
BS		 2050 break;
2051 case 0x01c00018: /* MXCC stream data register 3 */
2052 if (size == 8)
1a2fb1c0 2053 env->mxccdata[3] = val;
952a328f 2054 else
77f193da
BS		 2055 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2056 size);
952a328f
BS		 2057 break;
2058 case 0x01c00100: /* MXCC stream source */
2059 if (size == 8)
1a2fb1c0 2060 env->mxccregs[0] = val;
952a328f 2061 else
77f193da
BS		 2062 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2063 size);
2064 env->mxccdata[0] = ldq_phys((env->mxccregs[0] & 0xffffffffULL) +
2065 0);
2066 env->mxccdata[1] = ldq_phys((env->mxccregs[0] & 0xffffffffULL) +
2067 8);
2068 env->mxccdata[2] = ldq_phys((env->mxccregs[0] & 0xffffffffULL) +
2069 16);
2070 env->mxccdata[3] = ldq_phys((env->mxccregs[0] & 0xffffffffULL) +
2071 24);
952a328f
BS		 2072 break;
2073 case 0x01c00200: /* MXCC stream destination */
2074 if (size == 8)
1a2fb1c0 2075 env->mxccregs[1] = val;
952a328f 2076 else
77f193da
BS		 2077 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2078 size);
2079 stq_phys((env->mxccregs[1] & 0xffffffffULL) + 0,
2080 env->mxccdata[0]);
2081 stq_phys((env->mxccregs[1] & 0xffffffffULL) + 8,
2082 env->mxccdata[1]);
2083 stq_phys((env->mxccregs[1] & 0xffffffffULL) + 16,
2084 env->mxccdata[2]);
2085 stq_phys((env->mxccregs[1] & 0xffffffffULL) + 24,
2086 env->mxccdata[3]);
952a328f
BS		 2087 break;
2088 case 0x01c00a00: /* MXCC control register */
2089 if (size == 8)
1a2fb1c0 2090 env->mxccregs[3] = val;
952a328f 2091 else
77f193da
BS		 2092 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2093 size);
952a328f
BS		 2094 break;
2095 case 0x01c00a04: /* MXCC control register */
2096 if (size == 4)
9f4576f0 2097 env->mxccregs[3] = (env->mxccregs[3] & 0xffffffff00000000ULL)
77f193da 2098 | val;
952a328f 2099 else
77f193da
BS		 2100 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2101 size);
952a328f
BS		 2102 break;
2103 case 0x01c00e00: /* MXCC error register */
bbf7d96b 2104 // writing a 1 bit clears the error
952a328f 2105 if (size == 8)
1a2fb1c0 2106 env->mxccregs[6] &= ~val;
952a328f 2107 else
77f193da
BS		 2108 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2109 size);
952a328f
BS		 2110 break;
2111 case 0x01c00f00: /* MBus port address register */
2112 if (size == 8)
1a2fb1c0 2113 env->mxccregs[7] = val;
952a328f 2114 else
77f193da
BS		 2115 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
2116 size);
952a328f
BS		 2117 break;
2118 default:
77f193da
BS		 2119 DPRINTF_MXCC("%08x: unimplemented address, size: %d\n", addr,
2120 size);
952a328f
BS		 2121 break;
2122 }
9827e450
BS		 2123 DPRINTF_MXCC("asi = %d, size = %d, addr = %08x, val = %" PRIx64 "\n",
2124 asi, size, addr, val);
952a328f
BS		 2125#ifdef DEBUG_MXCC
2126 dump_mxcc(env);
2127#endif
6c36d3fa 2128 break;
e8af50a3 2129 case 3: /* MMU flush */
0f8a249a
BS		 2130 {
2131 int mmulev;
e80cfcfc 2132
1a2fb1c0 2133 mmulev = (addr >> 8) & 15;
952a328f 2134 DPRINTF_MMU("mmu flush level %d\n", mmulev);
0f8a249a
BS		 2135 switch (mmulev) {
2136 case 0: // flush page
1a2fb1c0 2137 tlb_flush_page(env, addr & 0xfffff000);
0f8a249a
BS		 2138 break;
2139 case 1: // flush segment (256k)
2140 case 2: // flush region (16M)
2141 case 3: // flush context (4G)
2142 case 4: // flush entire
2143 tlb_flush(env, 1);
2144 break;
2145 default:
2146 break;
2147 }
55754d9e 2148#ifdef DEBUG_MMU
d41160a3 2149 dump_mmu(stdout, fprintf, env);
55754d9e 2150#endif
0f8a249a 2151 }
8543e2cf 2152 break;
e8af50a3 2153 case 4: /* write MMU regs */
0f8a249a 2154 {
1a2fb1c0 2155 int reg = (addr >> 8) & 0x1f;
0f8a249a 2156 uint32_t oldreg;
3b46e624 2157
0f8a249a 2158 oldreg = env->mmuregs[reg];
55754d9e 2159 switch(reg) {
3deaeab7 2160 case 0: // Control Register
3dd9a152 2161 env->mmuregs[reg] = (env->mmuregs[reg] & 0xff000000) |
1a2fb1c0 2162 (val & 0x00ffffff);
0f8a249a
BS		 2163 // Mappings generated during no-fault mode or MMU
2164 // disabled mode are invalid in normal mode
5578ceab
BS		 2165 if ((oldreg & (MMU_E | MMU_NF | env->def->mmu_bm)) !=
2166 (env->mmuregs[reg] & (MMU_E | MMU_NF | env->def->mmu_bm)))
55754d9e
FB		 2167 tlb_flush(env, 1);
2168 break;
3deaeab7 2169 case 1: // Context Table Pointer Register
5578ceab 2170 env->mmuregs[reg] = val & env->def->mmu_ctpr_mask;
3deaeab7
BS		 2171 break;
2172 case 2: // Context Register
5578ceab 2173 env->mmuregs[reg] = val & env->def->mmu_cxr_mask;
55754d9e
FB		 2174 if (oldreg != env->mmuregs[reg]) {
2175 /* we flush when the MMU context changes because
2176 QEMU has no MMU context support */
2177 tlb_flush(env, 1);
2178 }
2179 break;
3deaeab7
BS		 2180 case 3: // Synchronous Fault Status Register with Clear
2181 case 4: // Synchronous Fault Address Register
2182 break;
2183 case 0x10: // TLB Replacement Control Register
5578ceab 2184 env->mmuregs[reg] = val & env->def->mmu_trcr_mask;
55754d9e 2185 break;
3deaeab7 2186 case 0x13: // Synchronous Fault Status Register with Read and Clear
5578ceab 2187 env->mmuregs[3] = val & env->def->mmu_sfsr_mask;
3dd9a152 2188 break;
3deaeab7 2189 case 0x14: // Synchronous Fault Address Register
1a2fb1c0 2190 env->mmuregs[4] = val;
3dd9a152 2191 break;
55754d9e 2192 default:
1a2fb1c0 2193 env->mmuregs[reg] = val;
55754d9e
FB		 2194 break;
2195 }
55754d9e 2196 if (oldreg != env->mmuregs[reg]) {
77f193da
BS		 2197 DPRINTF_MMU("mmu change reg[%d]: 0x%08x -> 0x%08x\n",
2198 reg, oldreg, env->mmuregs[reg]);
55754d9e 2199 }
952a328f 2200#ifdef DEBUG_MMU
d41160a3 2201 dump_mmu(stdout, fprintf, env);
55754d9e 2202#endif
0f8a249a 2203 }
8543e2cf 2204 break;
045380be
BS		 2205 case 5: // Turbosparc ITLB Diagnostic
2206 case 6: // Turbosparc DTLB Diagnostic
2207 case 7: // Turbosparc IOTLB Diagnostic
2208 break;
81ad8ba2
BS		 2209 case 0xa: /* User data access */
2210 switch(size) {
2211 case 1:
1a2fb1c0 2212 stb_user(addr, val);
81ad8ba2
BS		 2213 break;
2214 case 2:
a4e7dd52 2215 stw_user(addr, val);
81ad8ba2
BS		 2216 break;
2217 default:
2218 case 4:
a4e7dd52 2219 stl_user(addr, val);
81ad8ba2
BS		 2220 break;
2221 case 8:
a4e7dd52 2222 stq_user(addr, val);
81ad8ba2
BS		 2223 break;
2224 }
2225 break;
2226 case 0xb: /* Supervisor data access */
2227 switch(size) {
2228 case 1:
1a2fb1c0 2229 stb_kernel(addr, val);
81ad8ba2
BS		 2230 break;
2231 case 2:
a4e7dd52 2232 stw_kernel(addr, val);
81ad8ba2
BS		 2233 break;
2234 default:
2235 case 4:
a4e7dd52 2236 stl_kernel(addr, val);
81ad8ba2
BS		 2237 break;
2238 case 8:
a4e7dd52 2239 stq_kernel(addr, val);
81ad8ba2
BS		 2240 break;
2241 }
2242 break;
6c36d3fa
BS		 2243 case 0xc: /* I-cache tag */
2244 case 0xd: /* I-cache data */
2245 case 0xe: /* D-cache tag */
2246 case 0xf: /* D-cache data */
2247 case 0x10: /* I/D-cache flush page */
2248 case 0x11: /* I/D-cache flush segment */
2249 case 0x12: /* I/D-cache flush region */
2250 case 0x13: /* I/D-cache flush context */
2251 case 0x14: /* I/D-cache flush user */
2252 break;
e80cfcfc 2253 case 0x17: /* Block copy, sta access */
0f8a249a 2254 {
1a2fb1c0
BS		 2255 // val = src
2256 // addr = dst
0f8a249a 2257 // copy 32 bytes
6c36d3fa 2258 unsigned int i;
1a2fb1c0 2259 uint32_t src = val & ~3, dst = addr & ~3, temp;
3b46e624 2260
6c36d3fa
BS		 2261 for (i = 0; i < 32; i += 4, src += 4, dst += 4) {
2262 temp = ldl_kernel(src);
2263 stl_kernel(dst, temp);
2264 }
0f8a249a 2265 }
8543e2cf 2266 break;
e80cfcfc 2267 case 0x1f: /* Block fill, stda access */
0f8a249a 2268 {
1a2fb1c0
BS		 2269 // addr = dst
2270 // fill 32 bytes with val
6c36d3fa 2271 unsigned int i;
1a2fb1c0 2272 uint32_t dst = addr & 7;
6c36d3fa
BS		 2273
2274 for (i = 0; i < 32; i += 8, dst += 8)
2275 stq_kernel(dst, val);
0f8a249a 2276 }
8543e2cf 2277 break;
6c36d3fa 2278 case 0x20: /* MMU passthrough */
0f8a249a 2279 {
02aab46a
FB		 2280 switch(size) {
2281 case 1:
1a2fb1c0 2282 stb_phys(addr, val);
02aab46a
FB		 2283 break;
2284 case 2:
a4e7dd52 2285 stw_phys(addr, val);
02aab46a
FB		 2286 break;
2287 case 4:
2288 default:
a4e7dd52 2289 stl_phys(addr, val);
02aab46a 2290 break;
9e61bde5 2291 case 8:
a4e7dd52 2292 stq_phys(addr, val);
9e61bde5 2293 break;
02aab46a 2294 }
0f8a249a 2295 }
8543e2cf 2296 break;
045380be 2297 case 0x21 ... 0x2f: /* MMU passthrough, 0x100000000 to 0xfffffffff */
0f8a249a 2298 {
5dcb6b91
BS		 2299 switch(size) {
2300 case 1:
c227f099
AL		 2301 stb_phys((target_phys_addr_t)addr
2302 | ((target_phys_addr_t)(asi & 0xf) << 32), val);
5dcb6b91
BS		 2303 break;
2304 case 2:
c227f099
AL		 2305 stw_phys((target_phys_addr_t)addr
2306 | ((target_phys_addr_t)(asi & 0xf) << 32), val);
5dcb6b91
BS		 2307 break;
2308 case 4:
2309 default:
c227f099
AL		 2310 stl_phys((target_phys_addr_t)addr
2311 | ((target_phys_addr_t)(asi & 0xf) << 32), val);
5dcb6b91
BS		 2312 break;
2313 case 8:
c227f099
AL		 2314 stq_phys((target_phys_addr_t)addr
2315 | ((target_phys_addr_t)(asi & 0xf) << 32), val);
5dcb6b91
BS		 2316 break;
2317 }
0f8a249a 2318 }
8543e2cf 2319 break;
045380be
BS		 2320 case 0x30: // store buffer tags or Turbosparc secondary cache diagnostic
2321 case 0x31: // store buffer data, Ross RT620 I-cache flush or
2322 // Turbosparc snoop RAM
77f193da
BS		 2323 case 0x32: // store buffer control or Turbosparc page table
2324 // descriptor diagnostic
6c36d3fa
BS		 2325 case 0x36: /* I-cache flash clear */
2326 case 0x37: /* D-cache flash clear */
2327 break;
4017190e
BS		 2328 case 0x38: /* SuperSPARC MMU Breakpoint Control Registers*/
2329 {
2330 int reg = (addr >> 8) & 3;
2331
2332 switch(reg) {
2333 case 0: /* Breakpoint Value (Addr) */
2334 env->mmubpregs[reg] = (val & 0xfffffffffULL);
2335 break;
2336 case 1: /* Breakpoint Mask */
2337 env->mmubpregs[reg] = (val & 0xfffffffffULL);
2338 break;
2339 case 2: /* Breakpoint Control */
2340 env->mmubpregs[reg] = (val & 0x7fULL);
2341 break;
2342 case 3: /* Breakpoint Status */
2343 env->mmubpregs[reg] = (val & 0xfULL);
2344 break;
2345 }
0bf9e31a 2346 DPRINTF_MMU("write breakpoint reg[%d] 0x%016x\n", reg,
4017190e
BS		 2347 env->mmuregs[reg]);
2348 }
2349 break;
4d2c2b77
BS		 2350 case 0x49: /* SuperSPARC MMU Counter Breakpoint Value */
2351 env->mmubpctrv = val & 0xffffffff;
2352 break;
2353 case 0x4a: /* SuperSPARC MMU Counter Breakpoint Control */
2354 env->mmubpctrc = val & 0x3;
2355 break;
2356 case 0x4b: /* SuperSPARC MMU Counter Breakpoint Status */
2357 env->mmubpctrs = val & 0x3;
2358 break;
2359 case 0x4c: /* SuperSPARC MMU Breakpoint Action */
2360 env->mmubpaction = val & 0x1fff;
2361 break;
045380be 2362 case 8: /* User code access, XXX */
6c36d3fa 2363 case 9: /* Supervisor code access, XXX */
e8af50a3 2364 default:
e18231a3 2365 do_unassigned_access(addr, 1, 0, asi, size);
8543e2cf 2366 break;
e8af50a3 2367 }
8543e2cf 2368#ifdef DEBUG_ASI
1a2fb1c0 2369 dump_asi("write", addr, asi, size, val);
8543e2cf 2370#endif
e8af50a3
FB		 2371}
2372
81ad8ba2
BS		 2373#endif /* CONFIG_USER_ONLY */
2374#else /* TARGET_SPARC64 */
2375
2376#ifdef CONFIG_USER_ONLY
1a2fb1c0 2377uint64_t helper_ld_asi(target_ulong addr, int asi, int size, int sign)
81ad8ba2
BS		 2378{
2379 uint64_t ret = 0;
1a2fb1c0
BS		 2380#if defined(DEBUG_ASI)
2381 target_ulong last_addr = addr;
2382#endif
81ad8ba2
BS		 2383
2384 if (asi < 0x80)
2385 raise_exception(TT_PRIV_ACT);
2386
c2bc0e38 2387 helper_check_align(addr, size - 1);
1295001c 2388 addr = asi_address_mask(env, asi, addr);
c2bc0e38 2389
81ad8ba2 2390 switch (asi) {
81ad8ba2 2391 case 0x82: // Primary no-fault
81ad8ba2 2392 case 0x8a: // Primary no-fault LE
e83ce550
BS		 2393 if (page_check_range(addr, size, PAGE_READ) == -1) {
2394#ifdef DEBUG_ASI
2395 dump_asi("read ", last_addr, asi, size, ret);
2396#endif
2397 return 0;
2398 }
2399 // Fall through
2400 case 0x80: // Primary
2401 case 0x88: // Primary LE
81ad8ba2
BS		 2402 {
2403 switch(size) {
2404 case 1:
1a2fb1c0 2405 ret = ldub_raw(addr);
81ad8ba2
BS		 2406 break;
2407 case 2:
a4e7dd52 2408 ret = lduw_raw(addr);
81ad8ba2
BS		 2409 break;
2410 case 4:
a4e7dd52 2411 ret = ldl_raw(addr);
81ad8ba2
BS		 2412 break;
2413 default:
2414 case 8:
a4e7dd52 2415 ret = ldq_raw(addr);
81ad8ba2
BS		 2416 break;
2417 }
2418 }
2419 break;
81ad8ba2 2420 case 0x83: // Secondary no-fault
81ad8ba2 2421 case 0x8b: // Secondary no-fault LE
e83ce550
BS		 2422 if (page_check_range(addr, size, PAGE_READ) == -1) {
2423#ifdef DEBUG_ASI
2424 dump_asi("read ", last_addr, asi, size, ret);
2425#endif
2426 return 0;
2427 }
2428 // Fall through
2429 case 0x81: // Secondary
2430 case 0x89: // Secondary LE
81ad8ba2
BS		 2431 // XXX
2432 break;
2433 default:
2434 break;
2435 }
2436
2437 /* Convert from little endian */
2438 switch (asi) {
2439 case 0x88: // Primary LE
2440 case 0x89: // Secondary LE
2441 case 0x8a: // Primary no-fault LE
2442 case 0x8b: // Secondary no-fault LE
2443 switch(size) {
2444 case 2:
2445 ret = bswap16(ret);
e32664fb 2446 break;
81ad8ba2
BS		 2447 case 4:
2448 ret = bswap32(ret);
e32664fb 2449 break;
81ad8ba2
BS		 2450 case 8:
2451 ret = bswap64(ret);
e32664fb 2452 break;
81ad8ba2
BS		 2453 default:
2454 break;
2455 }
2456 default:
2457 break;
2458 }
2459
2460 /* Convert to signed number */
2461 if (sign) {
2462 switch(size) {
2463 case 1:
2464 ret = (int8_t) ret;
e32664fb 2465 break;
81ad8ba2
BS		 2466 case 2:
2467 ret = (int16_t) ret;
e32664fb 2468 break;
81ad8ba2
BS		 2469 case 4:
2470 ret = (int32_t) ret;
e32664fb 2471 break;
81ad8ba2
BS		 2472 default:
2473 break;
2474 }
2475 }
1a2fb1c0
BS		 2476#ifdef DEBUG_ASI
2477 dump_asi("read ", last_addr, asi, size, ret);
2478#endif
2479 return ret;
81ad8ba2
BS		 2480}
2481
1a2fb1c0 2482void helper_st_asi(target_ulong addr, target_ulong val, int asi, int size)
81ad8ba2 2483{
1a2fb1c0
BS		 2484#ifdef DEBUG_ASI
2485 dump_asi("write", addr, asi, size, val);
2486#endif
81ad8ba2
BS		 2487 if (asi < 0x80)
2488 raise_exception(TT_PRIV_ACT);
2489
c2bc0e38 2490 helper_check_align(addr, size - 1);
1295001c 2491 addr = asi_address_mask(env, asi, addr);
c2bc0e38 2492
81ad8ba2
BS		 2493 /* Convert to little endian */
2494 switch (asi) {
2495 case 0x88: // Primary LE
2496 case 0x89: // Secondary LE
2497 switch(size) {
2498 case 2:
5b0f0bec 2499 val = bswap16(val);
e32664fb 2500 break;
81ad8ba2 2501 case 4:
5b0f0bec 2502 val = bswap32(val);
e32664fb 2503 break;
81ad8ba2 2504 case 8:
5b0f0bec 2505 val = bswap64(val);
e32664fb 2506 break;
81ad8ba2
BS		 2507 default:
2508 break;
2509 }
2510 default:
2511 break;
2512 }
2513
2514 switch(asi) {
2515 case 0x80: // Primary
2516 case 0x88: // Primary LE
2517 {
2518 switch(size) {
2519 case 1:
1a2fb1c0 2520 stb_raw(addr, val);
81ad8ba2
BS		 2521 break;
2522 case 2:
a4e7dd52 2523 stw_raw(addr, val);
81ad8ba2
BS		 2524 break;
2525 case 4:
a4e7dd52 2526 stl_raw(addr, val);
81ad8ba2
BS		 2527 break;
2528 case 8:
2529 default:
a4e7dd52 2530 stq_raw(addr, val);
81ad8ba2
BS		 2531 break;
2532 }
2533 }
2534 break;
2535 case 0x81: // Secondary
2536 case 0x89: // Secondary LE
2537 // XXX
2538 return;
2539
2540 case 0x82: // Primary no-fault, RO
2541 case 0x83: // Secondary no-fault, RO
2542 case 0x8a: // Primary no-fault LE, RO
2543 case 0x8b: // Secondary no-fault LE, RO
2544 default:
e18231a3 2545 do_unassigned_access(addr, 1, 0, 1, size);
81ad8ba2
BS		 2546 return;
2547 }
2548}
2549
2550#else /* CONFIG_USER_ONLY */
3475187d 2551
1a2fb1c0 2552uint64_t helper_ld_asi(target_ulong addr, int asi, int size, int sign)
3475187d 2553{
83469015 2554 uint64_t ret = 0;
1a2fb1c0
BS		 2555#if defined(DEBUG_ASI)
2556 target_ulong last_addr = addr;
2557#endif
3475187d 2558
01b5d4e5
IK		 2559 asi &= 0xff;
2560
6f27aba6 2561 if ((asi < 0x80 && (env->pstate & PS_PRIV) == 0)
2aae2b8e 2562 || (cpu_has_hypervisor(env)
5578ceab 2563 && asi >= 0x30 && asi < 0x80
fb79ceb9 2564 && !(env->hpstate & HS_PRIV)))
0f8a249a 2565 raise_exception(TT_PRIV_ACT);
3475187d 2566
c2bc0e38 2567 helper_check_align(addr, size - 1);
1295001c
IK		 2568 addr = asi_address_mask(env, asi, addr);
2569
3475187d 2570 switch (asi) {
e83ce550
BS		 2571 case 0x82: // Primary no-fault
2572 case 0x8a: // Primary no-fault LE
2065061e
IK		 2573 case 0x83: // Secondary no-fault
2574 case 0x8b: // Secondary no-fault LE
2575 {
2576 /* secondary space access has lowest asi bit equal to 1 */
2577 int access_mmu_idx = ( asi & 1 ) ? MMU_KERNEL_IDX
2578 : MMU_KERNEL_SECONDARY_IDX;
2579
2580 if (cpu_get_phys_page_nofault(env, addr, access_mmu_idx) == -1ULL) {
e83ce550 2581#ifdef DEBUG_ASI
2065061e 2582 dump_asi("read ", last_addr, asi, size, ret);
e83ce550 2583#endif
2065061e
IK		 2584 return 0;
2585 }
e83ce550
BS		 2586 }
2587 // Fall through
81ad8ba2 2588 case 0x10: // As if user primary
2065061e 2589 case 0x11: // As if user secondary
81ad8ba2 2590 case 0x18: // As if user primary LE
2065061e 2591 case 0x19: // As if user secondary LE
81ad8ba2 2592 case 0x80: // Primary
2065061e 2593 case 0x81: // Secondary
81ad8ba2 2594 case 0x88: // Primary LE
2065061e 2595 case 0x89: // Secondary LE
c99657d3
BS		 2596 case 0xe2: // UA2007 Primary block init
2597 case 0xe3: // UA2007 Secondary block init
81ad8ba2 2598 if ((asi & 0x80) && (env->pstate & PS_PRIV)) {
2aae2b8e 2599 if (cpu_hypervisor_mode(env)) {
6f27aba6
BS		 2600 switch(size) {
2601 case 1:
1a2fb1c0 2602 ret = ldub_hypv(addr);
6f27aba6
BS		 2603 break;
2604 case 2:
a4e7dd52 2605 ret = lduw_hypv(addr);
6f27aba6
BS		 2606 break;
2607 case 4:
a4e7dd52 2608 ret = ldl_hypv(addr);
6f27aba6
BS		 2609 break;
2610 default:
2611 case 8:
a4e7dd52 2612 ret = ldq_hypv(addr);
6f27aba6
BS		 2613 break;
2614 }
2615 } else {
2065061e
IK		 2616 /* secondary space access has lowest asi bit equal to 1 */
2617 if (asi & 1) {
2618 switch(size) {
2619 case 1:
2620 ret = ldub_kernel_secondary(addr);
2621 break;
2622 case 2:
2623 ret = lduw_kernel_secondary(addr);
2624 break;
2625 case 4:
2626 ret = ldl_kernel_secondary(addr);
2627 break;
2628 default:
2629 case 8:
2630 ret = ldq_kernel_secondary(addr);
2631 break;
2632 }
2633 } else {
2634 switch(size) {
2635 case 1:
2636 ret = ldub_kernel(addr);
2637 break;
2638 case 2:
2639 ret = lduw_kernel(addr);
2640 break;
2641 case 4:
2642 ret = ldl_kernel(addr);
2643 break;
2644 default:
2645 case 8:
2646 ret = ldq_kernel(addr);
2647 break;
2648 }
2649 }
2650 }
2651 } else {
2652 /* secondary space access has lowest asi bit equal to 1 */
2653 if (asi & 1) {
6f27aba6
BS		 2654 switch(size) {
2655 case 1:
2065061e 2656 ret = ldub_user_secondary(addr);
6f27aba6
BS		 2657 break;
2658 case 2:
2065061e 2659 ret = lduw_user_secondary(addr);
6f27aba6
BS		 2660 break;
2661 case 4:
2065061e 2662 ret = ldl_user_secondary(addr);
6f27aba6
BS		 2663 break;
2664 default:
2665 case 8:
2065061e
IK		 2666 ret = ldq_user_secondary(addr);
2667 break;
2668 }
2669 } else {
2670 switch(size) {
2671 case 1:
2672 ret = ldub_user(addr);
2673 break;
2674 case 2:
2675 ret = lduw_user(addr);
2676 break;
2677 case 4:
2678 ret = ldl_user(addr);
2679 break;
2680 default:
2681 case 8:
2682 ret = ldq_user(addr);
6f27aba6
BS		 2683 break;
2684 }
81ad8ba2
BS		 2685 }
2686 }
2687 break;
3475187d
FB		 2688 case 0x14: // Bypass
2689 case 0x15: // Bypass, non-cacheable
81ad8ba2
BS		 2690 case 0x1c: // Bypass LE
2691 case 0x1d: // Bypass, non-cacheable LE
0f8a249a 2692 {
02aab46a
FB		 2693 switch(size) {
2694 case 1:
1a2fb1c0 2695 ret = ldub_phys(addr);
02aab46a
FB		 2696 break;
2697 case 2:
a4e7dd52 2698 ret = lduw_phys(addr);
02aab46a
FB		 2699 break;
2700 case 4:
a4e7dd52 2701 ret = ldl_phys(addr);
02aab46a
FB		 2702 break;
2703 default:
2704 case 8:
a4e7dd52 2705 ret = ldq_phys(addr);
02aab46a
FB		 2706 break;
2707 }
0f8a249a
BS		 2708 break;
2709 }
db166940
BS		 2710 case 0x24: // Nucleus quad LDD 128 bit atomic
2711 case 0x2c: // Nucleus quad LDD 128 bit atomic LE
2712 // Only ldda allowed
2713 raise_exception(TT_ILL_INSN);
2714 return 0;
83469015
FB		 2715 case 0x04: // Nucleus
2716 case 0x0c: // Nucleus Little Endian (LE)
2065061e
IK		 2717 {
2718 switch(size) {
2719 case 1:
2720 ret = ldub_nucleus(addr);
2721 break;
2722 case 2:
2723 ret = lduw_nucleus(addr);
2724 break;
2725 case 4:
2726 ret = ldl_nucleus(addr);
2727 break;
2728 default:
2729 case 8:
2730 ret = ldq_nucleus(addr);
2731 break;
2732 }
2733 break;
2734 }
83469015 2735 case 0x4a: // UPA config
0f8a249a
BS		 2736 // XXX
2737 break;
3475187d 2738 case 0x45: // LSU
0f8a249a
BS		 2739 ret = env->lsu;
2740 break;
3475187d 2741 case 0x50: // I-MMU regs
0f8a249a 2742 {
1a2fb1c0 2743 int reg = (addr >> 3) & 0xf;
3475187d 2744
697a77e6
IK		 2745 if (reg == 0) {
2746 // I-TSB Tag Target register
6e8e7d4c 2747 ret = ultrasparc_tag_target(env->immu.tag_access);
697a77e6
IK		 2748 } else {
2749 ret = env->immuregs[reg];
2750 }
2751
0f8a249a
BS		 2752 break;
2753 }
3475187d 2754 case 0x51: // I-MMU 8k TSB pointer
697a77e6
IK		 2755 {
2756 // env->immuregs[5] holds I-MMU TSB register value
2757 // env->immuregs[6] holds I-MMU Tag Access register value
6e8e7d4c 2758 ret = ultrasparc_tsb_pointer(env->immu.tsb, env->immu.tag_access,
697a77e6
IK		 2759 8*1024);
2760 break;
2761 }
3475187d 2762 case 0x52: // I-MMU 64k TSB pointer
697a77e6
IK		 2763 {
2764 // env->immuregs[5] holds I-MMU TSB register value
2765 // env->immuregs[6] holds I-MMU Tag Access register value
6e8e7d4c 2766 ret = ultrasparc_tsb_pointer(env->immu.tsb, env->immu.tag_access,
697a77e6
IK		 2767 64*1024);
2768 break;
2769 }
a5a52cf2
BS		 2770 case 0x55: // I-MMU data access
2771 {
2772 int reg = (addr >> 3) & 0x3f;
2773
6e8e7d4c 2774 ret = env->itlb[reg].tte;
a5a52cf2
BS		 2775 break;
2776 }
83469015 2777 case 0x56: // I-MMU tag read
0f8a249a 2778 {
43e9e742 2779 int reg = (addr >> 3) & 0x3f;
0f8a249a 2780
6e8e7d4c 2781 ret = env->itlb[reg].tag;
0f8a249a
BS		 2782 break;
2783 }
3475187d 2784 case 0x58: // D-MMU regs
0f8a249a 2785 {
1a2fb1c0 2786 int reg = (addr >> 3) & 0xf;
3475187d 2787
697a77e6
IK		 2788 if (reg == 0) {
2789 // D-TSB Tag Target register
6e8e7d4c 2790 ret = ultrasparc_tag_target(env->dmmu.tag_access);
697a77e6
IK		 2791 } else {
2792 ret = env->dmmuregs[reg];
2793 }
2794 break;
2795 }
2796 case 0x59: // D-MMU 8k TSB pointer
2797 {
2798 // env->dmmuregs[5] holds D-MMU TSB register value
2799 // env->dmmuregs[6] holds D-MMU Tag Access register value
6e8e7d4c 2800 ret = ultrasparc_tsb_pointer(env->dmmu.tsb, env->dmmu.tag_access,
697a77e6
IK		 2801 8*1024);
2802 break;
2803 }
2804 case 0x5a: // D-MMU 64k TSB pointer
2805 {
2806 // env->dmmuregs[5] holds D-MMU TSB register value
2807 // env->dmmuregs[6] holds D-MMU Tag Access register value
6e8e7d4c 2808 ret = ultrasparc_tsb_pointer(env->dmmu.tsb, env->dmmu.tag_access,
697a77e6 2809 64*1024);
0f8a249a
BS		 2810 break;
2811 }
a5a52cf2
BS		 2812 case 0x5d: // D-MMU data access
2813 {
2814 int reg = (addr >> 3) & 0x3f;
2815
6e8e7d4c 2816 ret = env->dtlb[reg].tte;
a5a52cf2
BS		 2817 break;
2818 }
83469015 2819 case 0x5e: // D-MMU tag read
0f8a249a 2820 {
43e9e742 2821 int reg = (addr >> 3) & 0x3f;
0f8a249a 2822
6e8e7d4c 2823 ret = env->dtlb[reg].tag;
0f8a249a
BS		 2824 break;
2825 }
f7350b47
BS		 2826 case 0x46: // D-cache data
2827 case 0x47: // D-cache tag access
a5a52cf2
BS		 2828 case 0x4b: // E-cache error enable
2829 case 0x4c: // E-cache asynchronous fault status
2830 case 0x4d: // E-cache asynchronous fault address
f7350b47
BS		 2831 case 0x4e: // E-cache tag data
2832 case 0x66: // I-cache instruction access
2833 case 0x67: // I-cache tag access
2834 case 0x6e: // I-cache predecode
2835 case 0x6f: // I-cache LRU etc.
2836 case 0x76: // E-cache tag
2837 case 0x7e: // E-cache tag
2838 break;
3475187d 2839 case 0x5b: // D-MMU data pointer
83469015
FB		 2840 case 0x48: // Interrupt dispatch, RO
2841 case 0x49: // Interrupt data receive
2842 case 0x7f: // Incoming interrupt vector, RO
0f8a249a
BS		 2843 // XXX
2844 break;
3475187d
FB		 2845 case 0x54: // I-MMU data in, WO
2846 case 0x57: // I-MMU demap, WO
2847 case 0x5c: // D-MMU data in, WO
2848 case 0x5f: // D-MMU demap, WO
83469015 2849 case 0x77: // Interrupt vector, WO
3475187d 2850 default:
e18231a3 2851 do_unassigned_access(addr, 0, 0, 1, size);
0f8a249a
BS		 2852 ret = 0;
2853 break;
3475187d 2854 }
81ad8ba2
BS		 2855
2856 /* Convert from little endian */
2857 switch (asi) {
2858 case 0x0c: // Nucleus Little Endian (LE)
2859 case 0x18: // As if user primary LE
2860 case 0x19: // As if user secondary LE
2861 case 0x1c: // Bypass LE
2862 case 0x1d: // Bypass, non-cacheable LE
2863 case 0x88: // Primary LE
2864 case 0x89: // Secondary LE
2865 case 0x8a: // Primary no-fault LE
2866 case 0x8b: // Secondary no-fault LE
2867 switch(size) {
2868 case 2:
2869 ret = bswap16(ret);
e32664fb 2870 break;
81ad8ba2
BS		 2871 case 4:
2872 ret = bswap32(ret);
e32664fb 2873 break;
81ad8ba2
BS		 2874 case 8:
2875 ret = bswap64(ret);
e32664fb 2876 break;
81ad8ba2
BS		 2877 default:
2878 break;
2879 }
2880 default:
2881 break;
2882 }
2883
2884 /* Convert to signed number */
2885 if (sign) {
2886 switch(size) {
2887 case 1:
2888 ret = (int8_t) ret;
e32664fb 2889 break;
81ad8ba2
BS		 2890 case 2:
2891 ret = (int16_t) ret;
e32664fb 2892 break;
81ad8ba2
BS		 2893 case 4:
2894 ret = (int32_t) ret;
e32664fb 2895 break;
81ad8ba2
BS		 2896 default:
2897 break;
2898 }
2899 }
1a2fb1c0
BS		 2900#ifdef DEBUG_ASI
2901 dump_asi("read ", last_addr, asi, size, ret);
2902#endif
2903 return ret;
3475187d
FB		 2904}
2905
1a2fb1c0 2906void helper_st_asi(target_ulong addr, target_ulong val, int asi, int size)
3475187d 2907{
1a2fb1c0
BS		 2908#ifdef DEBUG_ASI
2909 dump_asi("write", addr, asi, size, val);
2910#endif
01b5d4e5
IK		 2911
2912 asi &= 0xff;
2913
6f27aba6 2914 if ((asi < 0x80 && (env->pstate & PS_PRIV) == 0)
2aae2b8e 2915 || (cpu_has_hypervisor(env)
5578ceab 2916 && asi >= 0x30 && asi < 0x80
fb79ceb9 2917 && !(env->hpstate & HS_PRIV)))
0f8a249a 2918 raise_exception(TT_PRIV_ACT);
3475187d 2919
c2bc0e38 2920 helper_check_align(addr, size - 1);
1295001c
IK		 2921 addr = asi_address_mask(env, asi, addr);
2922
81ad8ba2
BS		 2923 /* Convert to little endian */
2924 switch (asi) {
2925 case 0x0c: // Nucleus Little Endian (LE)
2926 case 0x18: // As if user primary LE
2927 case 0x19: // As if user secondary LE
2928 case 0x1c: // Bypass LE
2929 case 0x1d: // Bypass, non-cacheable LE
81ad8ba2
BS		 2930 case 0x88: // Primary LE
2931 case 0x89: // Secondary LE
2932 switch(size) {
2933 case 2:
5b0f0bec 2934 val = bswap16(val);
e32664fb 2935 break;
81ad8ba2 2936 case 4:
5b0f0bec 2937 val = bswap32(val);
e32664fb 2938 break;
81ad8ba2 2939 case 8:
5b0f0bec 2940 val = bswap64(val);
e32664fb 2941 break;
81ad8ba2
BS		 2942 default:
2943 break;
2944 }
2945 default:
2946 break;
2947 }
2948
3475187d 2949 switch(asi) {
81ad8ba2 2950 case 0x10: // As if user primary
2065061e 2951 case 0x11: // As if user secondary
81ad8ba2 2952 case 0x18: // As if user primary LE
2065061e 2953 case 0x19: // As if user secondary LE
81ad8ba2 2954 case 0x80: // Primary
2065061e 2955 case 0x81: // Secondary
81ad8ba2 2956 case 0x88: // Primary LE
2065061e 2957 case 0x89: // Secondary LE
c99657d3
BS		 2958 case 0xe2: // UA2007 Primary block init
2959 case 0xe3: // UA2007 Secondary block init
81ad8ba2 2960 if ((asi & 0x80) && (env->pstate & PS_PRIV)) {
2aae2b8e 2961 if (cpu_hypervisor_mode(env)) {
6f27aba6
BS		 2962 switch(size) {
2963 case 1:
1a2fb1c0 2964 stb_hypv(addr, val);
6f27aba6
BS		 2965 break;
2966 case 2:
a4e7dd52 2967 stw_hypv(addr, val);
6f27aba6
BS		 2968 break;
2969 case 4:
a4e7dd52 2970 stl_hypv(addr, val);
6f27aba6
BS		 2971 break;
2972 case 8:
2973 default:
a4e7dd52 2974 stq_hypv(addr, val);
6f27aba6
BS		 2975 break;
2976 }
2977 } else {
2065061e
IK		 2978 /* secondary space access has lowest asi bit equal to 1 */
2979 if (asi & 1) {
2980 switch(size) {
2981 case 1:
2982 stb_kernel_secondary(addr, val);
2983 break;
2984 case 2:
2985 stw_kernel_secondary(addr, val);
2986 break;
2987 case 4:
2988 stl_kernel_secondary(addr, val);
2989 break;
2990 case 8:
2991 default:
2992 stq_kernel_secondary(addr, val);
2993 break;
2994 }
2995 } else {
2996 switch(size) {
2997 case 1:
2998 stb_kernel(addr, val);
2999 break;
3000 case 2:
3001 stw_kernel(addr, val);
3002 break;
3003 case 4:
3004 stl_kernel(addr, val);
3005 break;
3006 case 8:
3007 default:
3008 stq_kernel(addr, val);
3009 break;
3010 }
3011 }
3012 }
3013 } else {
3014 /* secondary space access has lowest asi bit equal to 1 */
3015 if (asi & 1) {
6f27aba6
BS		 3016 switch(size) {
3017 case 1:
2065061e 3018 stb_user_secondary(addr, val);
6f27aba6
BS		 3019 break;
3020 case 2:
2065061e 3021 stw_user_secondary(addr, val);
6f27aba6
BS		 3022 break;
3023 case 4:
2065061e 3024 stl_user_secondary(addr, val);
6f27aba6
BS		 3025 break;
3026 case 8:
3027 default:
2065061e
IK		 3028 stq_user_secondary(addr, val);
3029 break;
3030 }
3031 } else {
3032 switch(size) {
3033 case 1:
3034 stb_user(addr, val);
3035 break;
3036 case 2:
3037 stw_user(addr, val);
3038 break;
3039 case 4:
3040 stl_user(addr, val);
3041 break;
3042 case 8:
3043 default:
3044 stq_user(addr, val);
6f27aba6
BS		 3045 break;
3046 }
81ad8ba2
BS		 3047 }
3048 }
3049 break;
3475187d
FB		 3050 case 0x14: // Bypass
3051 case 0x15: // Bypass, non-cacheable
81ad8ba2
BS		 3052 case 0x1c: // Bypass LE
3053 case 0x1d: // Bypass, non-cacheable LE
0f8a249a 3054 {
02aab46a
FB		 3055 switch(size) {
3056 case 1:
1a2fb1c0 3057 stb_phys(addr, val);
02aab46a
FB		 3058 break;
3059 case 2:
a4e7dd52 3060 stw_phys(addr, val);
02aab46a
FB		 3061 break;
3062 case 4:
a4e7dd52 3063 stl_phys(addr, val);
02aab46a
FB		 3064 break;
3065 case 8:
3066 default:
a4e7dd52 3067 stq_phys(addr, val);
02aab46a
FB		 3068 break;
3069 }
0f8a249a
BS		 3070 }
3071 return;
db166940
BS		 3072 case 0x24: // Nucleus quad LDD 128 bit atomic
3073 case 0x2c: // Nucleus quad LDD 128 bit atomic LE
3074 // Only ldda allowed
3075 raise_exception(TT_ILL_INSN);
3076 return;
83469015
FB		 3077 case 0x04: // Nucleus
3078 case 0x0c: // Nucleus Little Endian (LE)
2065061e
IK		 3079 {
3080 switch(size) {
3081 case 1:
3082 stb_nucleus(addr, val);
3083 break;
3084 case 2:
3085 stw_nucleus(addr, val);
3086 break;
3087 case 4:
3088 stl_nucleus(addr, val);
3089 break;
3090 default:
3091 case 8:
3092 stq_nucleus(addr, val);
3093 break;
3094 }
3095 break;
3096 }
3097
83469015 3098 case 0x4a: // UPA config
0f8a249a
BS		 3099 // XXX
3100 return;
3475187d 3101 case 0x45: // LSU
0f8a249a
BS		 3102 {
3103 uint64_t oldreg;
3104
3105 oldreg = env->lsu;
1a2fb1c0 3106 env->lsu = val & (DMMU_E | IMMU_E);
0f8a249a
BS		 3107 // Mappings generated during D/I MMU disabled mode are
3108 // invalid in normal mode
3109 if (oldreg != env->lsu) {
77f193da
BS		 3110 DPRINTF_MMU("LSU change: 0x%" PRIx64 " -> 0x%" PRIx64 "\n",
3111 oldreg, env->lsu);
83469015 3112#ifdef DEBUG_MMU
d41160a3 3113 dump_mmu(stdout, fprintf, env1);
83469015 3114#endif
0f8a249a
BS		 3115 tlb_flush(env, 1);
3116 }
3117 return;
3118 }
3475187d 3119 case 0x50: // I-MMU regs
0f8a249a 3120 {
1a2fb1c0 3121 int reg = (addr >> 3) & 0xf;
0f8a249a 3122 uint64_t oldreg;
3b46e624 3123
0f8a249a 3124 oldreg = env->immuregs[reg];
3475187d
FB		 3125 switch(reg) {
3126 case 0: // RO
3475187d
FB		 3127 return;
3128 case 1: // Not in I-MMU
3129 case 2:
3475187d
FB		 3130 return;
3131 case 3: // SFSR
1a2fb1c0
BS		 3132 if ((val & 1) == 0)
3133 val = 0; // Clear SFSR
6e8e7d4c 3134 env->immu.sfsr = val;
3475187d 3135 break;
6e8e7d4c
IK		 3136 case 4: // RO
3137 return;
3475187d 3138 case 5: // TSB access
6e8e7d4c
IK		 3139 DPRINTF_MMU("immu TSB write: 0x%016" PRIx64 " -> 0x%016"
3140 PRIx64 "\n", env->immu.tsb, val);
3141 env->immu.tsb = val;
3142 break;
3475187d 3143 case 6: // Tag access
6e8e7d4c
IK		 3144 env->immu.tag_access = val;
3145 break;
3146 case 7:
3147 case 8:
3148 return;
3475187d
FB		 3149 default:
3150 break;
3151 }
6e8e7d4c 3152
3475187d 3153 if (oldreg != env->immuregs[reg]) {
6e8e7d4c 3154 DPRINTF_MMU("immu change reg[%d]: 0x%016" PRIx64 " -> 0x%016"
77f193da 3155 PRIx64 "\n", reg, oldreg, env->immuregs[reg]);
3475187d 3156 }
952a328f 3157#ifdef DEBUG_MMU
d41160a3 3158 dump_mmu(stdout, fprintf, env);
3475187d 3159#endif
0f8a249a
BS		 3160 return;
3161 }
3475187d 3162 case 0x54: // I-MMU data in
f707726e
IK		 3163 replace_tlb_1bit_lru(env->itlb, env->immu.tag_access, val, "immu", env);
3164 return;
3475187d 3165 case 0x55: // I-MMU data access
0f8a249a 3166 {
cc6747f4
BS		 3167 // TODO: auto demap
3168
1a2fb1c0 3169 unsigned int i = (addr >> 3) & 0x3f;
3475187d 3170
f707726e 3171 replace_tlb_entry(&env->itlb[i], env->immu.tag_access, val, env);
6e8e7d4c
IK		 3172
3173#ifdef DEBUG_MMU
f707726e 3174 DPRINTF_MMU("immu data access replaced entry [%i]\n", i);
d41160a3 3175 dump_mmu(stdout, fprintf, env);
6e8e7d4c 3176#endif
0f8a249a
BS		 3177 return;
3178 }
3475187d 3179 case 0x57: // I-MMU demap
170f4c55 3180 demap_tlb(env->itlb, addr, "immu", env);
0f8a249a 3181 return;
3475187d 3182 case 0x58: // D-MMU regs
0f8a249a 3183 {
1a2fb1c0 3184 int reg = (addr >> 3) & 0xf;
0f8a249a 3185 uint64_t oldreg;
3b46e624 3186
0f8a249a 3187 oldreg = env->dmmuregs[reg];
3475187d
FB		 3188 switch(reg) {
3189 case 0: // RO
3190 case 4:
3191 return;
3192 case 3: // SFSR
1a2fb1c0
BS		 3193 if ((val & 1) == 0) {
3194 val = 0; // Clear SFSR, Fault address
6e8e7d4c 3195 env->dmmu.sfar = 0;
0f8a249a 3196 }
6e8e7d4c 3197 env->dmmu.sfsr = val;
3475187d
FB		 3198 break;
3199 case 1: // Primary context
6e8e7d4c 3200 env->dmmu.mmu_primary_context = val;
664a65b0
IK		 3201 /* can be optimized to only flush MMU_USER_IDX
3202 and MMU_KERNEL_IDX entries */
3203 tlb_flush(env, 1);
6e8e7d4c 3204 break;
3475187d 3205 case 2: // Secondary context
6e8e7d4c 3206 env->dmmu.mmu_secondary_context = val;
664a65b0
IK		 3207 /* can be optimized to only flush MMU_USER_SECONDARY_IDX
3208 and MMU_KERNEL_SECONDARY_IDX entries */
3209 tlb_flush(env, 1);
6e8e7d4c 3210 break;
3475187d 3211 case 5: // TSB access
6e8e7d4c
IK		 3212 DPRINTF_MMU("dmmu TSB write: 0x%016" PRIx64 " -> 0x%016"
3213 PRIx64 "\n", env->dmmu.tsb, val);
3214 env->dmmu.tsb = val;
3215 break;
3475187d 3216 case 6: // Tag access
6e8e7d4c
IK		 3217 env->dmmu.tag_access = val;
3218 break;
3475187d
FB		 3219 case 7: // Virtual Watchpoint
3220 case 8: // Physical Watchpoint
3221 default:
6e8e7d4c 3222 env->dmmuregs[reg] = val;
3475187d
FB		 3223 break;
3224 }
6e8e7d4c 3225
3475187d 3226 if (oldreg != env->dmmuregs[reg]) {
6e8e7d4c 3227 DPRINTF_MMU("dmmu change reg[%d]: 0x%016" PRIx64 " -> 0x%016"
77f193da 3228 PRIx64 "\n", reg, oldreg, env->dmmuregs[reg]);
3475187d 3229 }
952a328f 3230#ifdef DEBUG_MMU
d41160a3 3231 dump_mmu(stdout, fprintf, env);
3475187d 3232#endif
0f8a249a
BS		 3233 return;
3234 }
3475187d 3235 case 0x5c: // D-MMU data in
f707726e
IK		 3236 replace_tlb_1bit_lru(env->dtlb, env->dmmu.tag_access, val, "dmmu", env);
3237 return;
3475187d 3238 case 0x5d: // D-MMU data access
0f8a249a 3239 {
1a2fb1c0 3240 unsigned int i = (addr >> 3) & 0x3f;
3475187d 3241
f707726e
IK		 3242 replace_tlb_entry(&env->dtlb[i], env->dmmu.tag_access, val, env);
3243
6e8e7d4c 3244#ifdef DEBUG_MMU
f707726e 3245 DPRINTF_MMU("dmmu data access replaced entry [%i]\n", i);
d41160a3 3246 dump_mmu(stdout, fprintf, env);
6e8e7d4c 3247#endif
0f8a249a
BS		 3248 return;
3249 }
3475187d 3250 case 0x5f: // D-MMU demap
170f4c55 3251 demap_tlb(env->dtlb, addr, "dmmu", env);
cc6747f4 3252 return;
83469015 3253 case 0x49: // Interrupt data receive
0f8a249a
BS		 3254 // XXX
3255 return;
f7350b47
BS		 3256 case 0x46: // D-cache data
3257 case 0x47: // D-cache tag access
a5a52cf2
BS		 3258 case 0x4b: // E-cache error enable
3259 case 0x4c: // E-cache asynchronous fault status
3260 case 0x4d: // E-cache asynchronous fault address
f7350b47
BS		 3261 case 0x4e: // E-cache tag data
3262 case 0x66: // I-cache instruction access
3263 case 0x67: // I-cache tag access
3264 case 0x6e: // I-cache predecode
3265 case 0x6f: // I-cache LRU etc.
3266 case 0x76: // E-cache tag
3267 case 0x7e: // E-cache tag
3268 return;
3475187d
FB		 3269 case 0x51: // I-MMU 8k TSB pointer, RO
3270 case 0x52: // I-MMU 64k TSB pointer, RO
3271 case 0x56: // I-MMU tag read, RO
3272 case 0x59: // D-MMU 8k TSB pointer, RO
3273 case 0x5a: // D-MMU 64k TSB pointer, RO
3274 case 0x5b: // D-MMU data pointer, RO
3275 case 0x5e: // D-MMU tag read, RO
83469015
FB		 3276 case 0x48: // Interrupt dispatch, RO
3277 case 0x7f: // Incoming interrupt vector, RO
3278 case 0x82: // Primary no-fault, RO
3279 case 0x83: // Secondary no-fault, RO
3280 case 0x8a: // Primary no-fault LE, RO
3281 case 0x8b: // Secondary no-fault LE, RO
3475187d 3282 default:
e18231a3 3283 do_unassigned_access(addr, 1, 0, 1, size);
0f8a249a 3284 return;
3475187d
FB		 3285 }
3286}
81ad8ba2 3287#endif /* CONFIG_USER_ONLY */
3391c818 3288
db166940
BS		 3289void helper_ldda_asi(target_ulong addr, int asi, int rd)
3290{
db166940 3291 if ((asi < 0x80 && (env->pstate & PS_PRIV) == 0)
2aae2b8e 3292 || (cpu_has_hypervisor(env)
5578ceab 3293 && asi >= 0x30 && asi < 0x80
fb79ceb9 3294 && !(env->hpstate & HS_PRIV)))
db166940
BS		 3295 raise_exception(TT_PRIV_ACT);
3296
1295001c
IK		 3297 addr = asi_address_mask(env, asi, addr);
3298
db166940 3299 switch (asi) {
03ae77d6 3300#if !defined(CONFIG_USER_ONLY)
db166940
BS		 3301 case 0x24: // Nucleus quad LDD 128 bit atomic
3302 case 0x2c: // Nucleus quad LDD 128 bit atomic LE
3303 helper_check_align(addr, 0xf);
3304 if (rd == 0) {
54a3c0f0 3305 env->gregs[1] = ldq_nucleus(addr + 8);
db166940
BS		 3306 if (asi == 0x2c)
3307 bswap64s(&env->gregs[1]);
3308 } else if (rd < 8) {
54a3c0f0
IK		 3309 env->gregs[rd] = ldq_nucleus(addr);
3310 env->gregs[rd + 1] = ldq_nucleus(addr + 8);
db166940
BS		 3311 if (asi == 0x2c) {
3312 bswap64s(&env->gregs[rd]);
3313 bswap64s(&env->gregs[rd + 1]);
3314 }
3315 } else {
54a3c0f0
IK		 3316 env->regwptr[rd] = ldq_nucleus(addr);
3317 env->regwptr[rd + 1] = ldq_nucleus(addr + 8);
db166940
BS		 3318 if (asi == 0x2c) {
3319 bswap64s(&env->regwptr[rd]);
3320 bswap64s(&env->regwptr[rd + 1]);
3321 }
3322 }
3323 break;
03ae77d6 3324#endif
db166940
BS		 3325 default:
3326 helper_check_align(addr, 0x3);
3327 if (rd == 0)
3328 env->gregs[1] = helper_ld_asi(addr + 4, asi, 4, 0);
3329 else if (rd < 8) {
3330 env->gregs[rd] = helper_ld_asi(addr, asi, 4, 0);
3331 env->gregs[rd + 1] = helper_ld_asi(addr + 4, asi, 4, 0);
3332 } else {
3333 env->regwptr[rd] = helper_ld_asi(addr, asi, 4, 0);
3334 env->regwptr[rd + 1] = helper_ld_asi(addr + 4, asi, 4, 0);
3335 }
3336 break;
3337 }
3338}
3339
1a2fb1c0 3340void helper_ldf_asi(target_ulong addr, int asi, int size, int rd)
3391c818 3341{
3391c818 3342 unsigned int i;
4183f36d 3343 CPU_DoubleU u;
3391c818 3344
c2bc0e38 3345 helper_check_align(addr, 3);
1295001c
IK		 3346 addr = asi_address_mask(env, asi, addr);
3347
3391c818 3348 switch (asi) {
d8e586ff
TS		 3349 case 0xf0: /* UA2007/JPS1 Block load primary */
3350 case 0xf1: /* UA2007/JPS1 Block load secondary */
3351 case 0xf8: /* UA2007/JPS1 Block load primary LE */
3352 case 0xf9: /* UA2007/JPS1 Block load secondary LE */
51996525
BS		 3353 if (rd & 7) {
3354 raise_exception(TT_ILL_INSN);
3355 return;
3356 }
c2bc0e38 3357 helper_check_align(addr, 0x3f);
51996525 3358 for (i = 0; i < 16; i++) {
77f193da
BS		 3359 *(uint32_t *)&env->fpr[rd++] = helper_ld_asi(addr, asi & 0x8f, 4,
3360 0);
1a2fb1c0 3361 addr += 4;
3391c818 3362 }
3391c818 3363
0e2fa9ca 3364 return;
41317e2e
TS		 3365 case 0x16: /* UA2007 Block load primary, user privilege */
3366 case 0x17: /* UA2007 Block load secondary, user privilege */
3367 case 0x1e: /* UA2007 Block load primary LE, user privilege */
3368 case 0x1f: /* UA2007 Block load secondary LE, user privilege */
d8e586ff
TS		 3369 case 0x70: /* JPS1 Block load primary, user privilege */
3370 case 0x71: /* JPS1 Block load secondary, user privilege */
d920bde9
TS		 3371 case 0x78: /* JPS1 Block load primary LE, user privilege */
3372 case 0x79: /* JPS1 Block load secondary LE, user privilege */
0e2fa9ca
IK		 3373 if (rd & 7) {
3374 raise_exception(TT_ILL_INSN);
3375 return;
3376 }
3377 helper_check_align(addr, 0x3f);
3378 for (i = 0; i < 16; i++) {
41317e2e 3379 *(uint32_t *)&env->fpr[rd++] = helper_ld_asi(addr, asi & 0x19, 4,
0e2fa9ca
IK		 3380 0);
3381 addr += 4;
3382 }
3383
3391c818
BS		 3384 return;
3385 default:
3386 break;
3387 }
3388
3391c818
BS		 3389 switch(size) {
3390 default:
3391 case 4:
4183f36d 3392 *((uint32_t *)&env->fpr[rd]) = helper_ld_asi(addr, asi, size, 0);
3391c818
BS		 3393 break;
3394 case 8:
4183f36d
TS		 3395 u.ll = helper_ld_asi(addr, asi, size, 0);
3396 *((uint32_t *)&env->fpr[rd++]) = u.l.upper;
3397 *((uint32_t *)&env->fpr[rd++]) = u.l.lower;
3391c818 3398 break;
1f587329 3399 case 16:
4183f36d
TS		 3400 u.ll = helper_ld_asi(addr, asi, 8, 0);
3401 *((uint32_t *)&env->fpr[rd++]) = u.l.upper;
3402 *((uint32_t *)&env->fpr[rd++]) = u.l.lower;
3403 u.ll = helper_ld_asi(addr + 8, asi, 8, 0);
3404 *((uint32_t *)&env->fpr[rd++]) = u.l.upper;
3405 *((uint32_t *)&env->fpr[rd++]) = u.l.lower;
1f587329 3406 break;
3391c818 3407 }
3391c818
BS		 3408}
3409
1a2fb1c0 3410void helper_stf_asi(target_ulong addr, int asi, int size, int rd)
3391c818 3411{
3391c818 3412 unsigned int i;
1a2fb1c0 3413 target_ulong val = 0;
e1ef36c4 3414 CPU_DoubleU u;
3391c818 3415
c2bc0e38 3416 helper_check_align(addr, 3);
1295001c
IK		 3417 addr = asi_address_mask(env, asi, addr);
3418
3391c818 3419 switch (asi) {
d8e586ff
TS		 3420 case 0xe0: /* UA2007/JPS1 Block commit store primary (cache flush) */
3421 case 0xe1: /* UA2007/JPS1 Block commit store secondary (cache flush) */
3422 case 0xf0: /* UA2007/JPS1 Block store primary */
3423 case 0xf1: /* UA2007/JPS1 Block store secondary */
3424 case 0xf8: /* UA2007/JPS1 Block store primary LE */
3425 case 0xf9: /* UA2007/JPS1 Block store secondary LE */
51996525
BS		 3426 if (rd & 7) {
3427 raise_exception(TT_ILL_INSN);
3428 return;
3429 }
c2bc0e38 3430 helper_check_align(addr, 0x3f);
51996525 3431 for (i = 0; i < 16; i++) {
1a2fb1c0
BS		 3432 val = *(uint32_t *)&env->fpr[rd++];
3433 helper_st_asi(addr, val, asi & 0x8f, 4);
3434 addr += 4;
3391c818 3435 }
3391c818 3436
0e2fa9ca 3437 return;
073a0444
TS		 3438 case 0x16: /* UA2007 Block load primary, user privilege */
3439 case 0x17: /* UA2007 Block load secondary, user privilege */
3440 case 0x1e: /* UA2007 Block load primary LE, user privilege */
3441 case 0x1f: /* UA2007 Block load secondary LE, user privilege */
d8e586ff
TS		 3442 case 0x70: /* JPS1 Block store primary, user privilege */
3443 case 0x71: /* JPS1 Block store secondary, user privilege */
d920bde9
TS		 3444 case 0x78: /* JPS1 Block load primary LE, user privilege */
3445 case 0x79: /* JPS1 Block load secondary LE, user privilege */
0e2fa9ca
IK		 3446 if (rd & 7) {
3447 raise_exception(TT_ILL_INSN);
3448 return;
3449 }
3450 helper_check_align(addr, 0x3f);
3451 for (i = 0; i < 16; i++) {
3452 val = *(uint32_t *)&env->fpr[rd++];
073a0444 3453 helper_st_asi(addr, val, asi & 0x19, 4);
0e2fa9ca
IK		 3454 addr += 4;
3455 }
3456
3391c818
BS		 3457 return;
3458 default:
3459 break;
3460 }
3461
3462 switch(size) {
3463 default:
3464 case 4:
e1ef36c4 3465 helper_st_asi(addr, *(uint32_t *)&env->fpr[rd], asi, size);
3391c818
BS		 3466 break;
3467 case 8:
e1ef36c4
TS		 3468 u.l.upper = *(uint32_t *)&env->fpr[rd++];
3469 u.l.lower = *(uint32_t *)&env->fpr[rd++];
3470 helper_st_asi(addr, u.ll, asi, size);
3391c818 3471 break;
1f587329 3472 case 16:
e1ef36c4
TS		 3473 u.l.upper = *(uint32_t *)&env->fpr[rd++];
3474 u.l.lower = *(uint32_t *)&env->fpr[rd++];
3475 helper_st_asi(addr, u.ll, asi, 8);
3476 u.l.upper = *(uint32_t *)&env->fpr[rd++];
3477 u.l.lower = *(uint32_t *)&env->fpr[rd++];
3478 helper_st_asi(addr + 8, u.ll, asi, 8);
1f587329 3479 break;
3391c818 3480 }
1a2fb1c0
BS		 3481}
3482
3483target_ulong helper_cas_asi(target_ulong addr, target_ulong val1,
3484 target_ulong val2, uint32_t asi)
3485{
3486 target_ulong ret;
3487
1121f879 3488 val2 &= 0xffffffffUL;
1a2fb1c0
BS		 3489 ret = helper_ld_asi(addr, asi, 4, 0);
3490 ret &= 0xffffffffUL;
1121f879
BS		 3491 if (val2 == ret)
3492 helper_st_asi(addr, val1 & 0xffffffffUL, asi, 4);
1a2fb1c0 3493 return ret;
3391c818
BS		 3494}
3495
1a2fb1c0
BS		 3496target_ulong helper_casx_asi(target_ulong addr, target_ulong val1,
3497 target_ulong val2, uint32_t asi)
3498{
3499 target_ulong ret;
3500
3501 ret = helper_ld_asi(addr, asi, 8, 0);
1121f879
BS		 3502 if (val2 == ret)
3503 helper_st_asi(addr, val1, asi, 8);
1a2fb1c0
BS		 3504 return ret;
3505}
81ad8ba2 3506#endif /* TARGET_SPARC64 */
3475187d
FB		 3507
3508#ifndef TARGET_SPARC64
1a2fb1c0 3509void helper_rett(void)
e8af50a3 3510{
af7bf89b
FB		 3511 unsigned int cwp;
3512
d4218d99
BS		 3513 if (env->psret == 1)
3514 raise_exception(TT_ILL_INSN);
3515
e8af50a3 3516 env->psret = 1;
5a834bb4 3517 cwp = cwp_inc(env->cwp + 1) ;
e8af50a3
FB		 3518 if (env->wim & (1 << cwp)) {
3519 raise_exception(TT_WIN_UNF);
3520 }
3521 set_cwp(cwp);
3522 env->psrs = env->psrps;
3523}
3475187d 3524#endif
e8af50a3 3525
0fcec41e 3526static target_ulong helper_udiv_common(target_ulong a, target_ulong b, int cc)
3b89f26c 3527{
0fcec41e 3528 int overflow = 0;
3b89f26c
BS		 3529 uint64_t x0;
3530 uint32_t x1;
3531
7621a90d 3532 x0 = (a & 0xffffffff) | ((int64_t) (env->y) << 32);
09487205 3533 x1 = (b & 0xffffffff);
3b89f26c
BS		 3534
3535 if (x1 == 0) {
3536 raise_exception(TT_DIV_ZERO);
3537 }
3538
3539 x0 = x0 / x1;
3540 if (x0 > 0xffffffff) {
0fcec41e
AJ		 3541 x0 = 0xffffffff;
3542 overflow = 1;
3543 }
3544
3545 if (cc) {
3546 env->cc_dst = x0;
3547 env->cc_src2 = overflow;
3548 env->cc_op = CC_OP_DIV;
3b89f26c 3549 }
0fcec41e 3550 return x0;
3b89f26c
BS		 3551}
3552
0fcec41e
AJ		 3553target_ulong helper_udiv(target_ulong a, target_ulong b)
3554{
3555 return helper_udiv_common(a, b, 0);
3556}
3557
3558target_ulong helper_udiv_cc(target_ulong a, target_ulong b)
3559{
3560 return helper_udiv_common(a, b, 1);
3561}
3562
3563static target_ulong helper_sdiv_common(target_ulong a, target_ulong b, int cc)
3b89f26c 3564{
0fcec41e 3565 int overflow = 0;
3b89f26c
BS		 3566 int64_t x0;
3567 int32_t x1;
3568
7621a90d 3569 x0 = (a & 0xffffffff) | ((int64_t) (env->y) << 32);
09487205 3570 x1 = (b & 0xffffffff);
3b89f26c
BS		 3571
3572 if (x1 == 0) {
3573 raise_exception(TT_DIV_ZERO);
3574 }
3575
3576 x0 = x0 / x1;
3577 if ((int32_t) x0 != x0) {
0fcec41e
AJ		 3578 x0 = x0 < 0 ? 0x80000000: 0x7fffffff;
3579 overflow = 1;
3580 }
3581
3582 if (cc) {
3583 env->cc_dst = x0;
3584 env->cc_src2 = overflow;
3585 env->cc_op = CC_OP_DIV;
3b89f26c 3586 }
0fcec41e
AJ		 3587 return x0;
3588}
3589
3590target_ulong helper_sdiv(target_ulong a, target_ulong b)
3591{
3592 return helper_sdiv_common(a, b, 0);
3593}
3594
3595target_ulong helper_sdiv_cc(target_ulong a, target_ulong b)
3596{
3597 return helper_sdiv_common(a, b, 1);
3b89f26c
BS		 3598}
3599
7fa76c0b
BS		 3600void helper_stdf(target_ulong addr, int mem_idx)
3601{
c2bc0e38 3602 helper_check_align(addr, 7);
7fa76c0b
BS		 3603#if !defined(CONFIG_USER_ONLY)
3604 switch (mem_idx) {
b219094a 3605 case MMU_USER_IDX:
c2bc0e38 3606 stfq_user(addr, DT0);
7fa76c0b 3607 break;
b219094a 3608 case MMU_KERNEL_IDX:
c2bc0e38 3609 stfq_kernel(addr, DT0);
7fa76c0b
BS		 3610 break;
3611#ifdef TARGET_SPARC64
b219094a 3612 case MMU_HYPV_IDX:
c2bc0e38 3613 stfq_hypv(addr, DT0);
7fa76c0b
BS		 3614 break;
3615#endif
3616 default:
b219094a 3617 DPRINTF_MMU("helper_stdf: need to check MMU idx %d\n", mem_idx);
7fa76c0b
BS		 3618 break;
3619 }
3620#else
41db525e 3621 stfq_raw(address_mask(env, addr), DT0);
7fa76c0b
BS		 3622#endif
3623}
3624
3625void helper_lddf(target_ulong addr, int mem_idx)
3626{
c2bc0e38 3627 helper_check_align(addr, 7);
7fa76c0b
BS		 3628#if !defined(CONFIG_USER_ONLY)
3629 switch (mem_idx) {
b219094a 3630 case MMU_USER_IDX:
c2bc0e38 3631 DT0 = ldfq_user(addr);
7fa76c0b 3632 break;
b219094a 3633 case MMU_KERNEL_IDX:
c2bc0e38 3634 DT0 = ldfq_kernel(addr);
7fa76c0b
BS		 3635 break;
3636#ifdef TARGET_SPARC64
b219094a 3637 case MMU_HYPV_IDX:
c2bc0e38 3638 DT0 = ldfq_hypv(addr);
7fa76c0b
BS		 3639 break;
3640#endif
3641 default:
b219094a 3642 DPRINTF_MMU("helper_lddf: need to check MMU idx %d\n", mem_idx);
7fa76c0b
BS		 3643 break;
3644 }
3645#else
41db525e 3646 DT0 = ldfq_raw(address_mask(env, addr));
7fa76c0b
BS		 3647#endif
3648}
3649
64a88d5d 3650void helper_ldqf(target_ulong addr, int mem_idx)
7fa76c0b
BS		 3651{
3652 // XXX add 128 bit load
3653 CPU_QuadU u;
3654
c2bc0e38 3655 helper_check_align(addr, 7);
64a88d5d
BS		 3656#if !defined(CONFIG_USER_ONLY)
3657 switch (mem_idx) {
b219094a 3658 case MMU_USER_IDX:
c2bc0e38
BS		 3659 u.ll.upper = ldq_user(addr);
3660 u.ll.lower = ldq_user(addr + 8);
64a88d5d
BS		 3661 QT0 = u.q;
3662 break;
b219094a 3663 case MMU_KERNEL_IDX:
c2bc0e38
BS		 3664 u.ll.upper = ldq_kernel(addr);
3665 u.ll.lower = ldq_kernel(addr + 8);
64a88d5d
BS		 3666 QT0 = u.q;
3667 break;
3668#ifdef TARGET_SPARC64
b219094a 3669 case MMU_HYPV_IDX:
c2bc0e38
BS		 3670 u.ll.upper = ldq_hypv(addr);
3671 u.ll.lower = ldq_hypv(addr + 8);
64a88d5d
BS		 3672 QT0 = u.q;
3673 break;
3674#endif
3675 default:
b219094a 3676 DPRINTF_MMU("helper_ldqf: need to check MMU idx %d\n", mem_idx);
64a88d5d
BS		 3677 break;
3678 }
3679#else
41db525e
RH		 3680 u.ll.upper = ldq_raw(address_mask(env, addr));
3681 u.ll.lower = ldq_raw(address_mask(env, addr + 8));
7fa76c0b 3682 QT0 = u.q;
64a88d5d 3683#endif
7fa76c0b
BS		 3684}
3685
64a88d5d 3686void helper_stqf(target_ulong addr, int mem_idx)
7fa76c0b
BS		 3687{
3688 // XXX add 128 bit store
3689 CPU_QuadU u;
3690
c2bc0e38 3691 helper_check_align(addr, 7);
64a88d5d
BS		 3692#if !defined(CONFIG_USER_ONLY)
3693 switch (mem_idx) {
b219094a 3694 case MMU_USER_IDX:
64a88d5d 3695 u.q = QT0;
c2bc0e38
BS		 3696 stq_user(addr, u.ll.upper);
3697 stq_user(addr + 8, u.ll.lower);
64a88d5d 3698 break;
b219094a 3699 case MMU_KERNEL_IDX:
64a88d5d 3700 u.q = QT0;
c2bc0e38
BS		 3701 stq_kernel(addr, u.ll.upper);
3702 stq_kernel(addr + 8, u.ll.lower);
64a88d5d
BS		 3703 break;
3704#ifdef TARGET_SPARC64
b219094a 3705 case MMU_HYPV_IDX:
64a88d5d 3706 u.q = QT0;
c2bc0e38
BS		 3707 stq_hypv(addr, u.ll.upper);
3708 stq_hypv(addr + 8, u.ll.lower);
64a88d5d
BS		 3709 break;
3710#endif
3711 default:
b219094a 3712 DPRINTF_MMU("helper_stqf: need to check MMU idx %d\n", mem_idx);
64a88d5d
BS		 3713 break;
3714 }
3715#else
7fa76c0b 3716 u.q = QT0;
41db525e
RH		 3717 stq_raw(address_mask(env, addr), u.ll.upper);
3718 stq_raw(address_mask(env, addr + 8), u.ll.lower);
7fa76c0b 3719#endif
64a88d5d 3720}
7fa76c0b 3721
3a3b925d 3722static inline void set_fsr(void)
e8af50a3 3723{
7a0e1f41 3724 int rnd_mode;
bb5529bb 3725
e8af50a3
FB		 3726 switch (env->fsr & FSR_RD_MASK) {
3727 case FSR_RD_NEAREST:
7a0e1f41 3728 rnd_mode = float_round_nearest_even;
0f8a249a 3729 break;
ed910241 3730 default:
e8af50a3 3731 case FSR_RD_ZERO:
7a0e1f41 3732 rnd_mode = float_round_to_zero;
0f8a249a 3733 break;
e8af50a3 3734 case FSR_RD_POS:
7a0e1f41 3735 rnd_mode = float_round_up;
0f8a249a 3736 break;
e8af50a3 3737 case FSR_RD_NEG:
7a0e1f41 3738 rnd_mode = float_round_down;
0f8a249a 3739 break;
e8af50a3 3740 }
7a0e1f41 3741 set_float_rounding_mode(rnd_mode, &env->fp_status);
e8af50a3 3742}
e80cfcfc 3743
3a3b925d 3744void helper_ldfsr(uint32_t new_fsr)
bb5529bb 3745{
3a3b925d
BS		 3746 env->fsr = (new_fsr & FSR_LDFSR_MASK) | (env->fsr & FSR_LDFSR_OLDMASK);
3747 set_fsr();
bb5529bb
BS		 3748}
3749
3a3b925d
BS		 3750#ifdef TARGET_SPARC64
3751void helper_ldxfsr(uint64_t new_fsr)
3752{
3753 env->fsr = (new_fsr & FSR_LDXFSR_MASK) | (env->fsr & FSR_LDXFSR_OLDMASK);
3754 set_fsr();
3755}
3756#endif
3757
bb5529bb 3758void helper_debug(void)
e80cfcfc
FB		 3759{
3760 env->exception_index = EXCP_DEBUG;
1162c041 3761 cpu_loop_exit(env);
e80cfcfc 3762}
af7bf89b 3763
3475187d 3764#ifndef TARGET_SPARC64
72a9747b
BS		 3765/* XXX: use another pointer for %iN registers to avoid slow wrapping
3766 handling ? */
3767void helper_save(void)
3768{
3769 uint32_t cwp;
3770
5a834bb4 3771 cwp = cwp_dec(env->cwp - 1);
72a9747b
BS		 3772 if (env->wim & (1 << cwp)) {
3773 raise_exception(TT_WIN_OVF);
3774 }
3775 set_cwp(cwp);
3776}
3777
3778void helper_restore(void)
3779{
3780 uint32_t cwp;
3781
5a834bb4 3782 cwp = cwp_inc(env->cwp + 1);
72a9747b
BS		 3783 if (env->wim & (1 << cwp)) {
3784 raise_exception(TT_WIN_UNF);
3785 }
3786 set_cwp(cwp);
3787}
3788
1a2fb1c0 3789void helper_wrpsr(target_ulong new_psr)
af7bf89b 3790{
5a834bb4 3791 if ((new_psr & PSR_CWP) >= env->nwindows) {
d4218d99 3792 raise_exception(TT_ILL_INSN);
5a834bb4
BS		 3793 } else {
3794 cpu_put_psr(env, new_psr);
3795 }
af7bf89b
FB		 3796}
3797
1a2fb1c0 3798target_ulong helper_rdpsr(void)
af7bf89b 3799{
5a834bb4 3800 return get_psr();
af7bf89b 3801}
3475187d
FB		 3802
3803#else
72a9747b
BS		 3804/* XXX: use another pointer for %iN registers to avoid slow wrapping
3805 handling ? */
3806void helper_save(void)
3807{
3808 uint32_t cwp;
3809
5a834bb4 3810 cwp = cwp_dec(env->cwp - 1);
72a9747b
BS		 3811 if (env->cansave == 0) {
3812 raise_exception(TT_SPILL | (env->otherwin != 0 ?
3813 (TT_WOTHER | ((env->wstate & 0x38) >> 1)):
3814 ((env->wstate & 0x7) << 2)));
3815 } else {
3816 if (env->cleanwin - env->canrestore == 0) {
3817 // XXX Clean windows without trap
3818 raise_exception(TT_CLRWIN);
3819 } else {
3820 env->cansave--;
3821 env->canrestore++;
3822 set_cwp(cwp);
3823 }
3824 }
3825}
3826
3827void helper_restore(void)
3828{
3829 uint32_t cwp;
3830
5a834bb4 3831 cwp = cwp_inc(env->cwp + 1);
72a9747b
BS		 3832 if (env->canrestore == 0) {
3833 raise_exception(TT_FILL | (env->otherwin != 0 ?
3834 (TT_WOTHER | ((env->wstate & 0x38) >> 1)):
3835 ((env->wstate & 0x7) << 2)));
3836 } else {
3837 env->cansave++;
3838 env->canrestore--;
3839 set_cwp(cwp);
3840 }
3841}
3842
3843void helper_flushw(void)
3844{
1a14026e 3845 if (env->cansave != env->nwindows - 2) {
72a9747b
BS		 3846 raise_exception(TT_SPILL | (env->otherwin != 0 ?
3847 (TT_WOTHER | ((env->wstate & 0x38) >> 1)):
3848 ((env->wstate & 0x7) << 2)));
3849 }
3850}
3851
3852void helper_saved(void)
3853{
3854 env->cansave++;
3855 if (env->otherwin == 0)
3856 env->canrestore--;
3857 else
3858 env->otherwin--;
3859}
3860
3861void helper_restored(void)
3862{
3863 env->canrestore++;
1a14026e 3864 if (env->cleanwin < env->nwindows - 1)
72a9747b
BS		 3865 env->cleanwin++;
3866 if (env->otherwin == 0)
3867 env->cansave--;
3868 else
3869 env->otherwin--;
3870}
3871
5a834bb4
BS		 3872static target_ulong get_ccr(void)
3873{
3874 target_ulong psr;
3875
3876 psr = get_psr();
3877
3878 return ((env->xcc >> 20) << 4) | ((psr & PSR_ICC) >> 20);
3879}
3880
3881target_ulong cpu_get_ccr(CPUState *env1)
3882{
3883 CPUState *saved_env;
3884 target_ulong ret;
3885
3886 saved_env = env;
3887 env = env1;
3888 ret = get_ccr();
3889 env = saved_env;
3890 return ret;
3891}
3892
3893static void put_ccr(target_ulong val)
3894{
3895 target_ulong tmp = val;
3896
3897 env->xcc = (tmp >> 4) << 20;
3898 env->psr = (tmp & 0xf) << 20;
3899 CC_OP = CC_OP_FLAGS;
3900}
3901
3902void cpu_put_ccr(CPUState *env1, target_ulong val)
3903{
3904 CPUState *saved_env;
3905
3906 saved_env = env;
3907 env = env1;
3908 put_ccr(val);
3909 env = saved_env;
3910}
3911
3912static target_ulong get_cwp64(void)
3913{
3914 return env->nwindows - 1 - env->cwp;
3915}
3916
3917target_ulong cpu_get_cwp64(CPUState *env1)
3918{
3919 CPUState *saved_env;
3920 target_ulong ret;
3921
3922 saved_env = env;
3923 env = env1;
3924 ret = get_cwp64();
3925 env = saved_env;
3926 return ret;
3927}
3928
3929static void put_cwp64(int cwp)
3930{
3931 if (unlikely(cwp >= env->nwindows || cwp < 0)) {
3932 cwp %= env->nwindows;
3933 }
3934 set_cwp(env->nwindows - 1 - cwp);
3935}
3936
3937void cpu_put_cwp64(CPUState *env1, int cwp)
3938{
3939 CPUState *saved_env;
3940
3941 saved_env = env;
3942 env = env1;
3943 put_cwp64(cwp);
3944 env = saved_env;
3945}
3946
d35527d9
BS		 3947target_ulong helper_rdccr(void)
3948{
5a834bb4 3949 return get_ccr();
d35527d9
BS		 3950}
3951
3952void helper_wrccr(target_ulong new_ccr)
3953{
5a834bb4 3954 put_ccr(new_ccr);
d35527d9
BS		 3955}
3956
3957// CWP handling is reversed in V9, but we still use the V8 register
3958// order.
3959target_ulong helper_rdcwp(void)
3960{
5a834bb4 3961 return get_cwp64();
d35527d9
BS		 3962}
3963
3964void helper_wrcwp(target_ulong new_cwp)
3965{
5a834bb4 3966 put_cwp64(new_cwp);
d35527d9 3967}
3475187d 3968
1f5063fb
BS		 3969// This function uses non-native bit order
3970#define GET_FIELD(X, FROM, TO) \
3971 ((X) >> (63 - (TO)) & ((1ULL << ((TO) - (FROM) + 1)) - 1))
3972
3973// This function uses the order in the manuals, i.e. bit 0 is 2^0
3974#define GET_FIELD_SP(X, FROM, TO) \
3975 GET_FIELD(X, 63 - (TO), 63 - (FROM))
3976
3977target_ulong helper_array8(target_ulong pixel_addr, target_ulong cubesize)
3978{
3979 return (GET_FIELD_SP(pixel_addr, 60, 63) << (17 + 2 * cubesize)) |
3980 (GET_FIELD_SP(pixel_addr, 39, 39 + cubesize - 1) << (17 + cubesize)) |
3981 (GET_FIELD_SP(pixel_addr, 17 + cubesize - 1, 17) << 17) |
3982 (GET_FIELD_SP(pixel_addr, 56, 59) << 13) |
3983 (GET_FIELD_SP(pixel_addr, 35, 38) << 9) |
3984 (GET_FIELD_SP(pixel_addr, 13, 16) << 5) |
3985 (((pixel_addr >> 55) & 1) << 4) |
3986 (GET_FIELD_SP(pixel_addr, 33, 34) << 2) |
3987 GET_FIELD_SP(pixel_addr, 11, 12);
3988}
3989
3990target_ulong helper_alignaddr(target_ulong addr, target_ulong offset)
3991{
3992 uint64_t tmp;
3993
3994 tmp = addr + offset;
3995 env->gsr &= ~7ULL;
3996 env->gsr |= tmp & 7ULL;
3997 return tmp & ~7ULL;
3998}
3999
1a2fb1c0 4000target_ulong helper_popc(target_ulong val)
3475187d 4001{
1a2fb1c0 4002 return ctpop64(val);
3475187d 4003}
83469015 4004
d780a466 4005static inline uint64_t *get_gregset(uint32_t pstate)
83469015
FB		 4006{
4007 switch (pstate) {
4008 default:
7e8695ed
IK		 4009 DPRINTF_PSTATE("ERROR in get_gregset: active pstate bits=%x%s%s%s\n",
4010 pstate,
4011 (pstate & PS_IG) ? " IG" : "",
4012 (pstate & PS_MG) ? " MG" : "",
4013 (pstate & PS_AG) ? " AG" : "");
4014 /* pass through to normal set of global registers */
83469015 4015 case 0:
0f8a249a 4016 return env->bgregs;
83469015 4017 case PS_AG:
0f8a249a 4018 return env->agregs;
83469015 4019 case PS_MG:
0f8a249a 4020 return env->mgregs;
83469015 4021 case PS_IG:
0f8a249a 4022 return env->igregs;
83469015
FB		 4023 }
4024}
4025
d780a466 4026static inline void change_pstate(uint32_t new_pstate)
83469015 4027{
d780a466 4028 uint32_t pstate_regs, new_pstate_regs;
83469015
FB		 4029 uint64_t *src, *dst;
4030
5210977a
IK		 4031 if (env->def->features & CPU_FEATURE_GL) {
4032 // PS_AG is not implemented in this case
4033 new_pstate &= ~PS_AG;
4034 }
4035
83469015
FB		 4036 pstate_regs = env->pstate & 0xc01;
4037 new_pstate_regs = new_pstate & 0xc01;
5210977a 4038
83469015 4039 if (new_pstate_regs != pstate_regs) {
7e8695ed
IK		 4040 DPRINTF_PSTATE("change_pstate: switching regs old=%x new=%x\n",
4041 pstate_regs, new_pstate_regs);
0f8a249a
BS		 4042 // Switch global register bank
4043 src = get_gregset(new_pstate_regs);
4044 dst = get_gregset(pstate_regs);
4045 memcpy32(dst, env->gregs);
4046 memcpy32(env->gregs, src);
83469015 4047 }
7e8695ed
IK		 4048 else {
4049 DPRINTF_PSTATE("change_pstate: regs new=%x (unchanged)\n",
4050 new_pstate_regs);
4051 }
83469015
FB		 4052 env->pstate = new_pstate;
4053}
4054
1a2fb1c0 4055void helper_wrpstate(target_ulong new_state)
8f1f22f6 4056{
5210977a 4057 change_pstate(new_state & 0xf3f);
4dc28134
IK		 4058
4059#if !defined(CONFIG_USER_ONLY)
4060 if (cpu_interrupts_enabled(env)) {
4061 cpu_check_irqs(env);
4062 }
4063#endif
8f1f22f6
BS		 4064}
4065
e67768d0
BS		 4066void cpu_change_pstate(CPUState *env1, uint32_t new_pstate)
4067{
4068 CPUState *saved_env;
4069
4070 saved_env = env;
4071 env = env1;
4072 change_pstate(new_pstate);
4073 env = saved_env;
4074}
4075
1fae7b70
IK		 4076void helper_wrpil(target_ulong new_pil)
4077{
4078#if !defined(CONFIG_USER_ONLY)
4079 DPRINTF_PSTATE("helper_wrpil old=%x new=%x\n",
4080 env->psrpil, (uint32_t)new_pil);
4081
4082 env->psrpil = new_pil;
4083
4084 if (cpu_interrupts_enabled(env)) {
4085 cpu_check_irqs(env);
4086 }
4087#endif
4088}
4089
1a2fb1c0 4090void helper_done(void)
83469015 4091{
8194f35a
IK		 4092 trap_state* tsptr = cpu_tsptr(env);
4093
3723cd09 4094 env->pc = tsptr->tnpc;
8194f35a 4095 env->npc = tsptr->tnpc + 4;
5a834bb4 4096 put_ccr(tsptr->tstate >> 32);
8194f35a
IK		 4097 env->asi = (tsptr->tstate >> 24) & 0xff;
4098 change_pstate((tsptr->tstate >> 8) & 0xf3f);
5a834bb4 4099 put_cwp64(tsptr->tstate & 0xff);
e6bf7d70 4100 env->tl--;
4dc28134
IK		 4101
4102 DPRINTF_PSTATE("... helper_done tl=%d\n", env->tl);
4103
4104#if !defined(CONFIG_USER_ONLY)
4105 if (cpu_interrupts_enabled(env)) {
4106 cpu_check_irqs(env);
4107 }
4108#endif
83469015
FB		 4109}
4110
1a2fb1c0 4111void helper_retry(void)
83469015 4112{
8194f35a
IK		 4113 trap_state* tsptr = cpu_tsptr(env);
4114
4115 env->pc = tsptr->tpc;
4116 env->npc = tsptr->tnpc;
5a834bb4 4117 put_ccr(tsptr->tstate >> 32);
8194f35a
IK		 4118 env->asi = (tsptr->tstate >> 24) & 0xff;
4119 change_pstate((tsptr->tstate >> 8) & 0xf3f);
5a834bb4 4120 put_cwp64(tsptr->tstate & 0xff);
e6bf7d70 4121 env->tl--;
4dc28134
IK		 4122
4123 DPRINTF_PSTATE("... helper_retry tl=%d\n", env->tl);
4124
4125#if !defined(CONFIG_USER_ONLY)
4126 if (cpu_interrupts_enabled(env)) {
4127 cpu_check_irqs(env);
4128 }
4129#endif
4130}
4131
4132static void do_modify_softint(const char* operation, uint32_t value)
4133{
4134 if (env->softint != value) {
4135 env->softint = value;
4136 DPRINTF_PSTATE(": %s new %08x\n", operation, env->softint);
4137#if !defined(CONFIG_USER_ONLY)
4138 if (cpu_interrupts_enabled(env)) {
4139 cpu_check_irqs(env);
4140 }
4141#endif
4142 }
83469015 4143}
9d926598
BS		 4144
4145void helper_set_softint(uint64_t value)
4146{
4dc28134 4147 do_modify_softint("helper_set_softint", env->softint | (uint32_t)value);
9d926598
BS		 4148}
4149
4150void helper_clear_softint(uint64_t value)
4151{
4dc28134 4152 do_modify_softint("helper_clear_softint", env->softint & (uint32_t)~value);
9d926598
BS		 4153}
4154
4155void helper_write_softint(uint64_t value)
4156{
4dc28134 4157 do_modify_softint("helper_write_softint", (uint32_t)value);
9d926598 4158}
3475187d 4159#endif
ee5bbe38 4160
91736d37 4161#ifdef TARGET_SPARC64
8194f35a
IK		 4162trap_state* cpu_tsptr(CPUState* env)
4163{
4164 return &env->ts[env->tl & MAXTL_MASK];
4165}
91736d37 4166#endif
ee5bbe38 4167
5fafdf24 4168#if !defined(CONFIG_USER_ONLY)
ee5bbe38 4169
d2889a3e
BS		 4170static void do_unaligned_access(target_ulong addr, int is_write, int is_user,
4171 void *retaddr);
4172
ee5bbe38 4173#define MMUSUFFIX _mmu
d2889a3e 4174#define ALIGNED_ONLY
ee5bbe38
FB		 4175
4176#define SHIFT 0
4177#include "softmmu_template.h"
4178
4179#define SHIFT 1
4180#include "softmmu_template.h"
4181
4182#define SHIFT 2
4183#include "softmmu_template.h"
4184
4185#define SHIFT 3
4186#include "softmmu_template.h"
4187
c2bc0e38
BS		 4188/* XXX: make it generic ? */
4189static void cpu_restore_state2(void *retaddr)
4190{
4191 TranslationBlock *tb;
4192 unsigned long pc;
4193
4194 if (retaddr) {
4195 /* now we have a real cpu fault */
4196 pc = (unsigned long)retaddr;
4197 tb = tb_find_pc(pc);
4198 if (tb) {
4199 /* the PC is inside the translated code. It means that we have
4200 a virtual CPU fault */
618ba8e6 4201 cpu_restore_state(tb, env, pc);
c2bc0e38
BS		 4202 }
4203 }
4204}
4205
d2889a3e
BS		 4206static void do_unaligned_access(target_ulong addr, int is_write, int is_user,
4207 void *retaddr)
4208{
94554550 4209#ifdef DEBUG_UNALIGNED
c2bc0e38
BS		 4210 printf("Unaligned access to 0x" TARGET_FMT_lx " from 0x" TARGET_FMT_lx
4211 "\n", addr, env->pc);
94554550 4212#endif
c2bc0e38 4213 cpu_restore_state2(retaddr);
94554550 4214 raise_exception(TT_UNALIGNED);
d2889a3e 4215}
ee5bbe38
FB		 4216
4217/* try to fill the TLB and return an exception if error. If retaddr is
4218 NULL, it means that the function was called in C code (i.e. not
4219 from generated code or from helper.c) */
4220/* XXX: fix it to restore all registers */
6ebbf390 4221void tlb_fill(target_ulong addr, int is_write, int mmu_idx, void *retaddr)
ee5bbe38 4222{
ee5bbe38 4223 int ret;
ee5bbe38
FB		 4224 CPUState *saved_env;
4225
4226 /* XXX: hack to restore env in all cases, even if not called from
4227 generated code */
4228 saved_env = env;
4229 env = cpu_single_env;
4230
6ebbf390 4231 ret = cpu_sparc_handle_mmu_fault(env, addr, is_write, mmu_idx, 1);
ee5bbe38 4232 if (ret) {
c2bc0e38 4233 cpu_restore_state2(retaddr);
1162c041 4234 cpu_loop_exit(env);
ee5bbe38
FB		 4235 }
4236 env = saved_env;
4237}
4238
3c7b48b7 4239#endif /* !CONFIG_USER_ONLY */
6c36d3fa
BS		 4240
4241#ifndef TARGET_SPARC64
3c7b48b7 4242#if !defined(CONFIG_USER_ONLY)
b14ef7c9
BS		 4243static void do_unassigned_access(target_phys_addr_t addr, int is_write,
4244 int is_exec, int is_asi, int size)
6c36d3fa
BS		 4245{
4246 CPUState *saved_env;
576c2cdc 4247 int fault_type;
6c36d3fa
BS		 4248
4249 /* XXX: hack to restore env in all cases, even if not called from
4250 generated code */
4251 saved_env = env;
4252 env = cpu_single_env;
8543e2cf
BS		 4253#ifdef DEBUG_UNASSIGNED
4254 if (is_asi)
e18231a3 4255 printf("Unassigned mem %s access of %d byte%s to " TARGET_FMT_plx
77f193da 4256 " asi 0x%02x from " TARGET_FMT_lx "\n",
e18231a3
BS		 4257 is_exec ? "exec" : is_write ? "write" : "read", size,
4258 size == 1 ? "" : "s", addr, is_asi, env->pc);
8543e2cf 4259 else
e18231a3
BS		 4260 printf("Unassigned mem %s access of %d byte%s to " TARGET_FMT_plx
4261 " from " TARGET_FMT_lx "\n",
4262 is_exec ? "exec" : is_write ? "write" : "read", size,
4263 size == 1 ? "" : "s", addr, env->pc);
8543e2cf 4264#endif
576c2cdc
AT		 4265 /* Don't overwrite translation and access faults */
4266 fault_type = (env->mmuregs[3] & 0x1c) >> 2;
4267 if ((fault_type > 4) || (fault_type == 0)) {
4268 env->mmuregs[3] = 0; /* Fault status register */
4269 if (is_asi)
4270 env->mmuregs[3] |= 1 << 16;
4271 if (env->psrs)
4272 env->mmuregs[3] |= 1 << 5;
4273 if (is_exec)
4274 env->mmuregs[3] |= 1 << 6;
4275 if (is_write)
4276 env->mmuregs[3] |= 1 << 7;
4277 env->mmuregs[3] |= (5 << 2) | 2;
4278 /* SuperSPARC will never place instruction fault addresses in the FAR */
4279 if (!is_exec) {
4280 env->mmuregs[4] = addr; /* Fault address register */
4281 }
4282 }
4283 /* overflow (same type fault was not read before another fault) */
4284 if (fault_type == ((env->mmuregs[3] & 0x1c)) >> 2) {
4285 env->mmuregs[3] |= 1;
4286 }
4287
6c36d3fa 4288 if ((env->mmuregs[0] & MMU_E) && !(env->mmuregs[0] & MMU_NF)) {
1b2e93c1
BS		 4289 if (is_exec)
4290 raise_exception(TT_CODE_ACCESS);
4291 else
4292 raise_exception(TT_DATA_ACCESS);
6c36d3fa 4293 }
576c2cdc
AT		 4294
4295 /* flush neverland mappings created during no-fault mode,
4296 so the sequential MMU faults report proper fault types */
4297 if (env->mmuregs[0] & MMU_NF) {
4298 tlb_flush(env, 1);
4299 }
15e7c451
AT		 4300
4301 env = saved_env;
6c36d3fa 4302}
3c7b48b7
PB		 4303#endif
4304#else
4305#if defined(CONFIG_USER_ONLY)
4306static void do_unassigned_access(target_ulong addr, int is_write, int is_exec,
4307 int is_asi, int size)
6c36d3fa 4308#else
b14ef7c9
BS		 4309static void do_unassigned_access(target_phys_addr_t addr, int is_write,
4310 int is_exec, int is_asi, int size)
3c7b48b7 4311#endif
6c36d3fa 4312{
6c36d3fa
BS		 4313 CPUState *saved_env;
4314
4315 /* XXX: hack to restore env in all cases, even if not called from
4316 generated code */
4317 saved_env = env;
4318 env = cpu_single_env;
dffbe217
IK		 4319
4320#ifdef DEBUG_UNASSIGNED
77f193da
BS		 4321 printf("Unassigned mem access to " TARGET_FMT_plx " from " TARGET_FMT_lx
4322 "\n", addr, env->pc);
6c36d3fa 4323#endif
dffbe217 4324
1b2e93c1
BS		 4325 if (is_exec)
4326 raise_exception(TT_CODE_ACCESS);
4327 else
4328 raise_exception(TT_DATA_ACCESS);
dffbe217
IK		 4329
4330 env = saved_env;
6c36d3fa
BS		 4331}
4332#endif
20c9f095 4333
3c7b48b7 4334
f4b1a842
BS		 4335#ifdef TARGET_SPARC64
4336void helper_tick_set_count(void *opaque, uint64_t count)
4337{
4338#if !defined(CONFIG_USER_ONLY)
4339 cpu_tick_set_count(opaque, count);
4340#endif
4341}
4342
4343uint64_t helper_tick_get_count(void *opaque)
4344{
4345#if !defined(CONFIG_USER_ONLY)
4346 return cpu_tick_get_count(opaque);
4347#else
4348 return 0;
4349#endif
4350}
4351
4352void helper_tick_set_limit(void *opaque, uint64_t limit)
4353{
4354#if !defined(CONFIG_USER_ONLY)
4355 cpu_tick_set_limit(opaque, limit);
4356#endif
4357}
4358#endif
b14ef7c9
BS		 4359
4360#if !defined(CONFIG_USER_ONLY)
4361void cpu_unassigned_access(CPUState *env1, target_phys_addr_t addr,
4362 int is_write, int is_exec, int is_asi, int size)
4363{
4364 env = env1;
4365 do_unassigned_access(addr, is_write, is_exec, is_asi, size);
4366}
4367#endif
Qemu copy for testing