]> git.proxmox.com Git - qemu.git/blame - target-sparc/op_helper.c
projects / qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Fix debug message address formats
[qemu.git] / target-sparc / op_helper.c
CommitLineData
e8af50a3 1#include "exec.h"
eed152bb 2#include "host-utils.h"
1a2fb1c0 3#include "helper.h"
0828b448
BS		 4#if !defined(CONFIG_USER_ONLY)
5#include "softmmu_exec.h"
6#endif /* !defined(CONFIG_USER_ONLY) */
e8af50a3 7
e80cfcfc 8//#define DEBUG_MMU
952a328f 9//#define DEBUG_MXCC
94554550 10//#define DEBUG_UNALIGNED
6c36d3fa 11//#define DEBUG_UNASSIGNED
8543e2cf 12//#define DEBUG_ASI
e80cfcfc 13
952a328f
BS		 14#ifdef DEBUG_MMU
15#define DPRINTF_MMU(fmt, args...) \
16do { printf("MMU: " fmt , ##args); } while (0)
17#else
22548760 18#define DPRINTF_MMU(fmt, args...) do {} while (0)
952a328f
BS		 19#endif
20
21#ifdef DEBUG_MXCC
22#define DPRINTF_MXCC(fmt, args...) \
23do { printf("MXCC: " fmt , ##args); } while (0)
24#else
22548760 25#define DPRINTF_MXCC(fmt, args...) do {} while (0)
952a328f
BS		 26#endif
27
8543e2cf
BS		 28#ifdef DEBUG_ASI
29#define DPRINTF_ASI(fmt, args...) \
30do { printf("ASI: " fmt , ##args); } while (0)
31#else
22548760 32#define DPRINTF_ASI(fmt, args...) do {} while (0)
8543e2cf
BS		 33#endif
34
2cade6a3
BS		 35#ifdef TARGET_SPARC64
36#ifndef TARGET_ABI32
37#define AM_CHECK(env1) ((env1)->pstate & PS_AM)
c2bc0e38 38#else
2cade6a3
BS		 39#define AM_CHECK(env1) (1)
40#endif
c2bc0e38
BS		 41#endif
42
2cade6a3
BS		 43static inline void address_mask(CPUState *env1, target_ulong *addr)
44{
45#ifdef TARGET_SPARC64
46 if (AM_CHECK(env1))
47 *addr &= 0xffffffffULL;
48#endif
49}
50
9d893301
FB		 51void raise_exception(int tt)
52{
53 env->exception_index = tt;
54 cpu_loop_exit();
3b46e624 55}
9d893301 56
1a2fb1c0 57void helper_trap(target_ulong nb_trap)
417454b0 58{
1a2fb1c0
BS		 59 env->exception_index = TT_TRAP + (nb_trap & 0x7f);
60 cpu_loop_exit();
61}
62
63void helper_trapcc(target_ulong nb_trap, target_ulong do_trap)
64{
65 if (do_trap) {
66 env->exception_index = TT_TRAP + (nb_trap & 0x7f);
67 cpu_loop_exit();
68 }
69}
70
2b29924f
BS		 71void helper_check_align(target_ulong addr, uint32_t align)
72{
c2bc0e38
BS		 73 if (addr & align) {
74#ifdef DEBUG_UNALIGNED
75 printf("Unaligned access to 0x" TARGET_FMT_lx " from 0x" TARGET_FMT_lx
76 "\n", addr, env->pc);
77#endif
2b29924f 78 raise_exception(TT_UNALIGNED);
c2bc0e38 79 }
2b29924f
BS		 80}
81
44e7757c
BS		 82#define F_HELPER(name, p) void helper_f##name##p(void)
83
44e7757c
BS		 84#define F_BINOP(name) \
85 F_HELPER(name, s) \
86 { \
87 FT0 = float32_ ## name (FT0, FT1, &env->fp_status); \
88 } \
89 F_HELPER(name, d) \
90 { \
91 DT0 = float64_ ## name (DT0, DT1, &env->fp_status); \
4e14008f
BS		 92 } \
93 F_HELPER(name, q) \
94 { \
95 QT0 = float128_ ## name (QT0, QT1, &env->fp_status); \
44e7757c 96 }
44e7757c
BS		 97
98F_BINOP(add);
99F_BINOP(sub);
100F_BINOP(mul);
101F_BINOP(div);
102#undef F_BINOP
103
104void helper_fsmuld(void)
1a2fb1c0 105{
44e7757c
BS		 106 DT0 = float64_mul(float32_to_float64(FT0, &env->fp_status),
107 float32_to_float64(FT1, &env->fp_status),
108 &env->fp_status);
109}
1a2fb1c0 110
4e14008f
BS		 111void helper_fdmulq(void)
112{
113 QT0 = float128_mul(float64_to_float128(DT0, &env->fp_status),
114 float64_to_float128(DT1, &env->fp_status),
115 &env->fp_status);
116}
4e14008f 117
44e7757c
BS		 118F_HELPER(neg, s)
119{
120 FT0 = float32_chs(FT1);
417454b0
BS		 121}
122
44e7757c
BS		 123#ifdef TARGET_SPARC64
124F_HELPER(neg, d)
7e8c2b6c 125{
44e7757c 126 DT0 = float64_chs(DT1);
7e8c2b6c 127}
4e14008f 128
4e14008f
BS		 129F_HELPER(neg, q)
130{
131 QT0 = float128_chs(QT1);
132}
133#endif
44e7757c
BS		 134
135/* Integer to float conversion. */
136F_HELPER(ito, s)
a0c4cb4a 137{
ec230928 138 FT0 = int32_to_float32(*((int32_t *)&FT1), &env->fp_status);
a0c4cb4a
FB		 139}
140
44e7757c 141F_HELPER(ito, d)
a0c4cb4a 142{
ec230928 143 DT0 = int32_to_float64(*((int32_t *)&FT1), &env->fp_status);
a0c4cb4a 144}
9c2b428e 145
4e14008f
BS		 146F_HELPER(ito, q)
147{
148 QT0 = int32_to_float128(*((int32_t *)&FT1), &env->fp_status);
149}
4e14008f 150
1e64e78d 151#ifdef TARGET_SPARC64
44e7757c 152F_HELPER(xto, s)
1e64e78d 153{
1e64e78d 154 FT0 = int64_to_float32(*((int64_t *)&DT1), &env->fp_status);
1e64e78d
BS		 155}
156
44e7757c 157F_HELPER(xto, d)
1e64e78d 158{
1e64e78d 159 DT0 = int64_to_float64(*((int64_t *)&DT1), &env->fp_status);
1e64e78d 160}
64a88d5d 161
4e14008f
BS		 162F_HELPER(xto, q)
163{
164 QT0 = int64_to_float128(*((int64_t *)&DT1), &env->fp_status);
165}
166#endif
44e7757c
BS		 167#undef F_HELPER
168
169/* floating point conversion */
170void helper_fdtos(void)
171{
172 FT0 = float64_to_float32(DT1, &env->fp_status);
173}
174
175void helper_fstod(void)
176{
177 DT0 = float32_to_float64(FT1, &env->fp_status);
178}
9c2b428e 179
4e14008f
BS		 180void helper_fqtos(void)
181{
182 FT0 = float128_to_float32(QT1, &env->fp_status);
183}
184
185void helper_fstoq(void)
186{
187 QT0 = float32_to_float128(FT1, &env->fp_status);
188}
189
190void helper_fqtod(void)
191{
192 DT0 = float128_to_float64(QT1, &env->fp_status);
193}
194
195void helper_fdtoq(void)
196{
197 QT0 = float64_to_float128(DT1, &env->fp_status);
198}
4e14008f 199
44e7757c
BS		 200/* Float to integer conversion. */
201void helper_fstoi(void)
202{
203 *((int32_t *)&FT0) = float32_to_int32_round_to_zero(FT1, &env->fp_status);
204}
205
206void helper_fdtoi(void)
207{
208 *((int32_t *)&FT0) = float64_to_int32_round_to_zero(DT1, &env->fp_status);
209}
210
4e14008f
BS		 211void helper_fqtoi(void)
212{
213 *((int32_t *)&FT0) = float128_to_int32_round_to_zero(QT1, &env->fp_status);
214}
4e14008f 215
44e7757c
BS		 216#ifdef TARGET_SPARC64
217void helper_fstox(void)
218{
219 *((int64_t *)&DT0) = float32_to_int64_round_to_zero(FT1, &env->fp_status);
220}
221
222void helper_fdtox(void)
223{
224 *((int64_t *)&DT0) = float64_to_int64_round_to_zero(DT1, &env->fp_status);
225}
226
4e14008f
BS		 227void helper_fqtox(void)
228{
229 *((int64_t *)&DT0) = float128_to_int64_round_to_zero(QT1, &env->fp_status);
230}
4e14008f 231
44e7757c
BS		 232void helper_faligndata(void)
233{
234 uint64_t tmp;
235
236 tmp = (*((uint64_t *)&DT0)) << ((env->gsr & 7) * 8);
237 tmp |= (*((uint64_t *)&DT1)) >> (64 - (env->gsr & 7) * 8);
238 *((uint64_t *)&DT0) = tmp;
239}
240
241void helper_movl_FT0_0(void)
242{
243 *((uint32_t *)&FT0) = 0;
244}
245
246void helper_movl_DT0_0(void)
247{
248 *((uint64_t *)&DT0) = 0;
249}
250
251void helper_movl_FT0_1(void)
252{
253 *((uint32_t *)&FT0) = 0xffffffff;
254}
255
256void helper_movl_DT0_1(void)
257{
258 *((uint64_t *)&DT0) = 0xffffffffffffffffULL;
259}
260
261void helper_fnot(void)
262{
263 *(uint64_t *)&DT0 = ~*(uint64_t *)&DT1;
264}
265
266void helper_fnots(void)
267{
268 *(uint32_t *)&FT0 = ~*(uint32_t *)&FT1;
269}
270
271void helper_fnor(void)
272{
273 *(uint64_t *)&DT0 = ~(*(uint64_t *)&DT0 | *(uint64_t *)&DT1);
274}
275
276void helper_fnors(void)
277{
278 *(uint32_t *)&FT0 = ~(*(uint32_t *)&FT0 | *(uint32_t *)&FT1);
279}
280
281void helper_for(void)
282{
283 *(uint64_t *)&DT0 |= *(uint64_t *)&DT1;
284}
285
286void helper_fors(void)
287{
288 *(uint32_t *)&FT0 |= *(uint32_t *)&FT1;
289}
290
291void helper_fxor(void)
292{
293 *(uint64_t *)&DT0 ^= *(uint64_t *)&DT1;
294}
295
296void helper_fxors(void)
297{
298 *(uint32_t *)&FT0 ^= *(uint32_t *)&FT1;
299}
300
301void helper_fand(void)
302{
303 *(uint64_t *)&DT0 &= *(uint64_t *)&DT1;
304}
305
306void helper_fands(void)
307{
308 *(uint32_t *)&FT0 &= *(uint32_t *)&FT1;
309}
310
311void helper_fornot(void)
312{
313 *(uint64_t *)&DT0 = *(uint64_t *)&DT0 | ~*(uint64_t *)&DT1;
314}
315
316void helper_fornots(void)
317{
318 *(uint32_t *)&FT0 = *(uint32_t *)&FT0 | ~*(uint32_t *)&FT1;
319}
320
321void helper_fandnot(void)
322{
323 *(uint64_t *)&DT0 = *(uint64_t *)&DT0 & ~*(uint64_t *)&DT1;
324}
325
326void helper_fandnots(void)
327{
328 *(uint32_t *)&FT0 = *(uint32_t *)&FT0 & ~*(uint32_t *)&FT1;
329}
330
331void helper_fnand(void)
332{
333 *(uint64_t *)&DT0 = ~(*(uint64_t *)&DT0 & *(uint64_t *)&DT1);
334}
335
336void helper_fnands(void)
337{
338 *(uint32_t *)&FT0 = ~(*(uint32_t *)&FT0 & *(uint32_t *)&FT1);
339}
340
341void helper_fxnor(void)
342{
343 *(uint64_t *)&DT0 ^= ~*(uint64_t *)&DT1;
344}
345
346void helper_fxnors(void)
347{
348 *(uint32_t *)&FT0 ^= ~*(uint32_t *)&FT1;
349}
350
351#ifdef WORDS_BIGENDIAN
352#define VIS_B64(n) b[7 - (n)]
353#define VIS_W64(n) w[3 - (n)]
354#define VIS_SW64(n) sw[3 - (n)]
355#define VIS_L64(n) l[1 - (n)]
356#define VIS_B32(n) b[3 - (n)]
357#define VIS_W32(n) w[1 - (n)]
358#else
359#define VIS_B64(n) b[n]
360#define VIS_W64(n) w[n]
361#define VIS_SW64(n) sw[n]
362#define VIS_L64(n) l[n]
363#define VIS_B32(n) b[n]
364#define VIS_W32(n) w[n]
365#endif
366
367typedef union {
368 uint8_t b[8];
369 uint16_t w[4];
370 int16_t sw[4];
371 uint32_t l[2];
372 float64 d;
373} vis64;
374
375typedef union {
376 uint8_t b[4];
377 uint16_t w[2];
378 uint32_t l;
379 float32 f;
380} vis32;
381
382void helper_fpmerge(void)
383{
384 vis64 s, d;
385
386 s.d = DT0;
387 d.d = DT1;
388
389 // Reverse calculation order to handle overlap
390 d.VIS_B64(7) = s.VIS_B64(3);
391 d.VIS_B64(6) = d.VIS_B64(3);
392 d.VIS_B64(5) = s.VIS_B64(2);
393 d.VIS_B64(4) = d.VIS_B64(2);
394 d.VIS_B64(3) = s.VIS_B64(1);
395 d.VIS_B64(2) = d.VIS_B64(1);
396 d.VIS_B64(1) = s.VIS_B64(0);
397 //d.VIS_B64(0) = d.VIS_B64(0);
398
399 DT0 = d.d;
400}
401
402void helper_fmul8x16(void)
403{
404 vis64 s, d;
405 uint32_t tmp;
406
407 s.d = DT0;
408 d.d = DT1;
409
410#define PMUL(r) \
411 tmp = (int32_t)d.VIS_SW64(r) * (int32_t)s.VIS_B64(r); \
412 if ((tmp & 0xff) > 0x7f) \
413 tmp += 0x100; \
414 d.VIS_W64(r) = tmp >> 8;
415
416 PMUL(0);
417 PMUL(1);
418 PMUL(2);
419 PMUL(3);
420#undef PMUL
421
422 DT0 = d.d;
423}
424
425void helper_fmul8x16al(void)
426{
427 vis64 s, d;
428 uint32_t tmp;
429
430 s.d = DT0;
431 d.d = DT1;
432
433#define PMUL(r) \
434 tmp = (int32_t)d.VIS_SW64(1) * (int32_t)s.VIS_B64(r); \
435 if ((tmp & 0xff) > 0x7f) \
436 tmp += 0x100; \
437 d.VIS_W64(r) = tmp >> 8;
438
439 PMUL(0);
440 PMUL(1);
441 PMUL(2);
442 PMUL(3);
443#undef PMUL
444
445 DT0 = d.d;
446}
447
448void helper_fmul8x16au(void)
449{
450 vis64 s, d;
451 uint32_t tmp;
452
453 s.d = DT0;
454 d.d = DT1;
455
456#define PMUL(r) \
457 tmp = (int32_t)d.VIS_SW64(0) * (int32_t)s.VIS_B64(r); \
458 if ((tmp & 0xff) > 0x7f) \
459 tmp += 0x100; \
460 d.VIS_W64(r) = tmp >> 8;
461
462 PMUL(0);
463 PMUL(1);
464 PMUL(2);
465 PMUL(3);
466#undef PMUL
467
468 DT0 = d.d;
469}
470
471void helper_fmul8sux16(void)
472{
473 vis64 s, d;
474 uint32_t tmp;
475
476 s.d = DT0;
477 d.d = DT1;
478
479#define PMUL(r) \
480 tmp = (int32_t)d.VIS_SW64(r) * ((int32_t)s.VIS_SW64(r) >> 8); \
481 if ((tmp & 0xff) > 0x7f) \
482 tmp += 0x100; \
483 d.VIS_W64(r) = tmp >> 8;
484
485 PMUL(0);
486 PMUL(1);
487 PMUL(2);
488 PMUL(3);
489#undef PMUL
490
491 DT0 = d.d;
492}
493
494void helper_fmul8ulx16(void)
495{
496 vis64 s, d;
497 uint32_t tmp;
498
499 s.d = DT0;
500 d.d = DT1;
501
502#define PMUL(r) \
503 tmp = (int32_t)d.VIS_SW64(r) * ((uint32_t)s.VIS_B64(r * 2)); \
504 if ((tmp & 0xff) > 0x7f) \
505 tmp += 0x100; \
506 d.VIS_W64(r) = tmp >> 8;
507
508 PMUL(0);
509 PMUL(1);
510 PMUL(2);
511 PMUL(3);
512#undef PMUL
513
514 DT0 = d.d;
515}
516
517void helper_fmuld8sux16(void)
518{
519 vis64 s, d;
520 uint32_t tmp;
521
522 s.d = DT0;
523 d.d = DT1;
524
525#define PMUL(r) \
526 tmp = (int32_t)d.VIS_SW64(r) * ((int32_t)s.VIS_SW64(r) >> 8); \
527 if ((tmp & 0xff) > 0x7f) \
528 tmp += 0x100; \
529 d.VIS_L64(r) = tmp;
530
531 // Reverse calculation order to handle overlap
532 PMUL(1);
533 PMUL(0);
534#undef PMUL
535
536 DT0 = d.d;
537}
538
539void helper_fmuld8ulx16(void)
540{
541 vis64 s, d;
542 uint32_t tmp;
543
544 s.d = DT0;
545 d.d = DT1;
546
547#define PMUL(r) \
548 tmp = (int32_t)d.VIS_SW64(r) * ((uint32_t)s.VIS_B64(r * 2)); \
549 if ((tmp & 0xff) > 0x7f) \
550 tmp += 0x100; \
551 d.VIS_L64(r) = tmp;
552
553 // Reverse calculation order to handle overlap
554 PMUL(1);
555 PMUL(0);
556#undef PMUL
557
558 DT0 = d.d;
559}
560
561void helper_fexpand(void)
562{
563 vis32 s;
564 vis64 d;
565
566 s.l = (uint32_t)(*(uint64_t *)&DT0 & 0xffffffff);
567 d.d = DT1;
568 d.VIS_L64(0) = s.VIS_W32(0) << 4;
569 d.VIS_L64(1) = s.VIS_W32(1) << 4;
570 d.VIS_L64(2) = s.VIS_W32(2) << 4;
571 d.VIS_L64(3) = s.VIS_W32(3) << 4;
572
573 DT0 = d.d;
574}
575
576#define VIS_HELPER(name, F) \
577 void name##16(void) \
578 { \
579 vis64 s, d; \
580 \
581 s.d = DT0; \
582 d.d = DT1; \
583 \
584 d.VIS_W64(0) = F(d.VIS_W64(0), s.VIS_W64(0)); \
585 d.VIS_W64(1) = F(d.VIS_W64(1), s.VIS_W64(1)); \
586 d.VIS_W64(2) = F(d.VIS_W64(2), s.VIS_W64(2)); \
587 d.VIS_W64(3) = F(d.VIS_W64(3), s.VIS_W64(3)); \
588 \
589 DT0 = d.d; \
590 } \
591 \
592 void name##16s(void) \
593 { \
594 vis32 s, d; \
595 \
596 s.f = FT0; \
597 d.f = FT1; \
598 \
599 d.VIS_W32(0) = F(d.VIS_W32(0), s.VIS_W32(0)); \
600 d.VIS_W32(1) = F(d.VIS_W32(1), s.VIS_W32(1)); \
601 \
602 FT0 = d.f; \
603 } \
604 \
605 void name##32(void) \
606 { \
607 vis64 s, d; \
608 \
609 s.d = DT0; \
610 d.d = DT1; \
611 \
612 d.VIS_L64(0) = F(d.VIS_L64(0), s.VIS_L64(0)); \
613 d.VIS_L64(1) = F(d.VIS_L64(1), s.VIS_L64(1)); \
614 \
615 DT0 = d.d; \
616 } \
617 \
618 void name##32s(void) \
619 { \
620 vis32 s, d; \
621 \
622 s.f = FT0; \
623 d.f = FT1; \
624 \
625 d.l = F(d.l, s.l); \
626 \
627 FT0 = d.f; \
628 }
629
630#define FADD(a, b) ((a) + (b))
631#define FSUB(a, b) ((a) - (b))
632VIS_HELPER(helper_fpadd, FADD)
633VIS_HELPER(helper_fpsub, FSUB)
634
635#define VIS_CMPHELPER(name, F) \
636 void name##16(void) \
637 { \
638 vis64 s, d; \
639 \
640 s.d = DT0; \
641 d.d = DT1; \
642 \
643 d.VIS_W64(0) = F(d.VIS_W64(0), s.VIS_W64(0))? 1: 0; \
644 d.VIS_W64(0) |= F(d.VIS_W64(1), s.VIS_W64(1))? 2: 0; \
645 d.VIS_W64(0) |= F(d.VIS_W64(2), s.VIS_W64(2))? 4: 0; \
646 d.VIS_W64(0) |= F(d.VIS_W64(3), s.VIS_W64(3))? 8: 0; \
647 \
648 DT0 = d.d; \
649 } \
650 \
651 void name##32(void) \
652 { \
653 vis64 s, d; \
654 \
655 s.d = DT0; \
656 d.d = DT1; \
657 \
658 d.VIS_L64(0) = F(d.VIS_L64(0), s.VIS_L64(0))? 1: 0; \
659 d.VIS_L64(0) |= F(d.VIS_L64(1), s.VIS_L64(1))? 2: 0; \
660 \
661 DT0 = d.d; \
662 }
663
664#define FCMPGT(a, b) ((a) > (b))
665#define FCMPEQ(a, b) ((a) == (b))
666#define FCMPLE(a, b) ((a) <= (b))
667#define FCMPNE(a, b) ((a) != (b))
668
669VIS_CMPHELPER(helper_fcmpgt, FCMPGT)
670VIS_CMPHELPER(helper_fcmpeq, FCMPEQ)
671VIS_CMPHELPER(helper_fcmple, FCMPLE)
672VIS_CMPHELPER(helper_fcmpne, FCMPNE)
673#endif
674
675void helper_check_ieee_exceptions(void)
676{
677 target_ulong status;
678
679 status = get_float_exception_flags(&env->fp_status);
680 if (status) {
681 /* Copy IEEE 754 flags into FSR */
682 if (status & float_flag_invalid)
683 env->fsr |= FSR_NVC;
684 if (status & float_flag_overflow)
685 env->fsr |= FSR_OFC;
686 if (status & float_flag_underflow)
687 env->fsr |= FSR_UFC;
688 if (status & float_flag_divbyzero)
689 env->fsr |= FSR_DZC;
690 if (status & float_flag_inexact)
691 env->fsr |= FSR_NXC;
692
693 if ((env->fsr & FSR_CEXC_MASK) & ((env->fsr & FSR_TEM_MASK) >> 23)) {
694 /* Unmasked exception, generate a trap */
695 env->fsr |= FSR_FTT_IEEE_EXCP;
696 raise_exception(TT_FP_EXCP);
697 } else {
698 /* Accumulate exceptions */
699 env->fsr |= (env->fsr & FSR_CEXC_MASK) << 5;
700 }
701 }
702}
703
704void helper_clear_float_exceptions(void)
705{
706 set_float_exception_flags(0, &env->fp_status);
707}
708
7e8c2b6c 709void helper_fabss(void)
e8af50a3 710{
7a0e1f41 711 FT0 = float32_abs(FT1);
e8af50a3
FB		 712}
713
3475187d 714#ifdef TARGET_SPARC64
7e8c2b6c 715void helper_fabsd(void)
3475187d
FB		 716{
717 DT0 = float64_abs(DT1);
718}
4e14008f 719
4e14008f
BS		 720void helper_fabsq(void)
721{
722 QT0 = float128_abs(QT1);
723}
724#endif
3475187d 725
7e8c2b6c 726void helper_fsqrts(void)
e8af50a3 727{
7a0e1f41 728 FT0 = float32_sqrt(FT1, &env->fp_status);
e8af50a3
FB		 729}
730
7e8c2b6c 731void helper_fsqrtd(void)
e8af50a3 732{
7a0e1f41 733 DT0 = float64_sqrt(DT1, &env->fp_status);
e8af50a3
FB		 734}
735
4e14008f
BS		 736void helper_fsqrtq(void)
737{
738 QT0 = float128_sqrt(QT1, &env->fp_status);
739}
4e14008f 740
417454b0 741#define GEN_FCMP(name, size, reg1, reg2, FS, TRAP) \
7e8c2b6c 742 void glue(helper_, name) (void) \
65ce8c2f 743 { \
1a2fb1c0
BS		 744 target_ulong new_fsr; \
745 \
65ce8c2f
FB		 746 env->fsr &= ~((FSR_FCC1 | FSR_FCC0) << FS); \
747 switch (glue(size, _compare) (reg1, reg2, &env->fp_status)) { \
748 case float_relation_unordered: \
1a2fb1c0 749 new_fsr = (FSR_FCC1 | FSR_FCC0) << FS; \
417454b0 750 if ((env->fsr & FSR_NVM) || TRAP) { \
1a2fb1c0 751 env->fsr |= new_fsr; \
417454b0
BS		 752 env->fsr |= FSR_NVC; \
753 env->fsr |= FSR_FTT_IEEE_EXCP; \
65ce8c2f
FB		 754 raise_exception(TT_FP_EXCP); \
755 } else { \
756 env->fsr |= FSR_NVA; \
757 } \
758 break; \
759 case float_relation_less: \
1a2fb1c0 760 new_fsr = FSR_FCC0 << FS; \
65ce8c2f
FB		 761 break; \
762 case float_relation_greater: \
1a2fb1c0 763 new_fsr = FSR_FCC1 << FS; \
65ce8c2f
FB		 764 break; \
765 default: \
1a2fb1c0 766 new_fsr = 0; \
65ce8c2f
FB		 767 break; \
768 } \
1a2fb1c0 769 env->fsr |= new_fsr; \
e8af50a3 770 }
e8af50a3 771
417454b0
BS		 772GEN_FCMP(fcmps, float32, FT0, FT1, 0, 0);
773GEN_FCMP(fcmpd, float64, DT0, DT1, 0, 0);
774
775GEN_FCMP(fcmpes, float32, FT0, FT1, 0, 1);
776GEN_FCMP(fcmped, float64, DT0, DT1, 0, 1);
3475187d 777
4e14008f
BS		 778GEN_FCMP(fcmpq, float128, QT0, QT1, 0, 0);
779GEN_FCMP(fcmpeq, float128, QT0, QT1, 0, 1);
4e14008f 780
3475187d 781#ifdef TARGET_SPARC64
417454b0
BS		 782GEN_FCMP(fcmps_fcc1, float32, FT0, FT1, 22, 0);
783GEN_FCMP(fcmpd_fcc1, float64, DT0, DT1, 22, 0);
64a88d5d 784GEN_FCMP(fcmpq_fcc1, float128, QT0, QT1, 22, 0);
417454b0
BS		 785
786GEN_FCMP(fcmps_fcc2, float32, FT0, FT1, 24, 0);
787GEN_FCMP(fcmpd_fcc2, float64, DT0, DT1, 24, 0);
64a88d5d 788GEN_FCMP(fcmpq_fcc2, float128, QT0, QT1, 24, 0);
417454b0
BS		 789
790GEN_FCMP(fcmps_fcc3, float32, FT0, FT1, 26, 0);
791GEN_FCMP(fcmpd_fcc3, float64, DT0, DT1, 26, 0);
64a88d5d 792GEN_FCMP(fcmpq_fcc3, float128, QT0, QT1, 26, 0);
417454b0
BS		 793
794GEN_FCMP(fcmpes_fcc1, float32, FT0, FT1, 22, 1);
795GEN_FCMP(fcmped_fcc1, float64, DT0, DT1, 22, 1);
64a88d5d 796GEN_FCMP(fcmpeq_fcc1, float128, QT0, QT1, 22, 1);
3475187d 797
417454b0
BS		 798GEN_FCMP(fcmpes_fcc2, float32, FT0, FT1, 24, 1);
799GEN_FCMP(fcmped_fcc2, float64, DT0, DT1, 24, 1);
64a88d5d 800GEN_FCMP(fcmpeq_fcc2, float128, QT0, QT1, 24, 1);
3475187d 801
417454b0
BS		 802GEN_FCMP(fcmpes_fcc3, float32, FT0, FT1, 26, 1);
803GEN_FCMP(fcmped_fcc3, float64, DT0, DT1, 26, 1);
4e14008f
BS		 804GEN_FCMP(fcmpeq_fcc3, float128, QT0, QT1, 26, 1);
805#endif
3475187d 806
77f193da
BS		 807#if !defined(TARGET_SPARC64) && !defined(CONFIG_USER_ONLY) && \
808 defined(DEBUG_MXCC)
952a328f
BS		 809static void dump_mxcc(CPUState *env)
810{
811 printf("mxccdata: %016llx %016llx %016llx %016llx\n",
77f193da
BS		 812 env->mxccdata[0], env->mxccdata[1],
813 env->mxccdata[2], env->mxccdata[3]);
952a328f
BS		 814 printf("mxccregs: %016llx %016llx %016llx %016llx\n"
815 " %016llx %016llx %016llx %016llx\n",
77f193da
BS		 816 env->mxccregs[0], env->mxccregs[1],
817 env->mxccregs[2], env->mxccregs[3],
818 env->mxccregs[4], env->mxccregs[5],
819 env->mxccregs[6], env->mxccregs[7]);
952a328f
BS		 820}
821#endif
822
1a2fb1c0
BS		 823#if (defined(TARGET_SPARC64) || !defined(CONFIG_USER_ONLY)) \
824 && defined(DEBUG_ASI)
825static void dump_asi(const char *txt, target_ulong addr, int asi, int size,
826 uint64_t r1)
8543e2cf
BS		 827{
828 switch (size)
829 {
830 case 1:
1a2fb1c0
BS		 831 DPRINTF_ASI("%s "TARGET_FMT_lx " asi 0x%02x = %02" PRIx64 "\n", txt,
832 addr, asi, r1 & 0xff);
8543e2cf
BS		 833 break;
834 case 2:
1a2fb1c0
BS		 835 DPRINTF_ASI("%s "TARGET_FMT_lx " asi 0x%02x = %04" PRIx64 "\n", txt,
836 addr, asi, r1 & 0xffff);
8543e2cf
BS		 837 break;
838 case 4:
1a2fb1c0
BS		 839 DPRINTF_ASI("%s "TARGET_FMT_lx " asi 0x%02x = %08" PRIx64 "\n", txt,
840 addr, asi, r1 & 0xffffffff);
8543e2cf
BS		 841 break;
842 case 8:
1a2fb1c0
BS		 843 DPRINTF_ASI("%s "TARGET_FMT_lx " asi 0x%02x = %016" PRIx64 "\n", txt,
844 addr, asi, r1);
8543e2cf
BS		 845 break;
846 }
847}
848#endif
849
1a2fb1c0
BS		 850#ifndef TARGET_SPARC64
851#ifndef CONFIG_USER_ONLY
852uint64_t helper_ld_asi(target_ulong addr, int asi, int size, int sign)
e8af50a3 853{
1a2fb1c0 854 uint64_t ret = 0;
8543e2cf 855#if defined(DEBUG_MXCC) || defined(DEBUG_ASI)
1a2fb1c0 856 uint32_t last_addr = addr;
952a328f 857#endif
e80cfcfc 858
c2bc0e38 859 helper_check_align(addr, size - 1);
e80cfcfc 860 switch (asi) {
6c36d3fa 861 case 2: /* SuperSparc MXCC registers */
1a2fb1c0 862 switch (addr) {
952a328f 863 case 0x01c00a00: /* MXCC control register */
1a2fb1c0
BS		 864 if (size == 8)
865 ret = env->mxccregs[3];
866 else
77f193da
BS		 867 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
868 size);
952a328f
BS		 869 break;
870 case 0x01c00a04: /* MXCC control register */
871 if (size == 4)
872 ret = env->mxccregs[3];
873 else
77f193da
BS		 874 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
875 size);
952a328f 876 break;
295db113
BS		 877 case 0x01c00c00: /* Module reset register */
878 if (size == 8) {
1a2fb1c0 879 ret = env->mxccregs[5];
295db113
BS		 880 // should we do something here?
881 } else
77f193da
BS		 882 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
883 size);
295db113 884 break;
952a328f 885 case 0x01c00f00: /* MBus port address register */
1a2fb1c0
BS		 886 if (size == 8)
887 ret = env->mxccregs[7];
888 else
77f193da
BS		 889 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
890 size);
952a328f
BS		 891 break;
892 default:
77f193da
BS		 893 DPRINTF_MXCC("%08x: unimplemented address, size: %d\n", addr,
894 size);
952a328f
BS		 895 break;
896 }
77f193da
BS		 897 DPRINTF_MXCC("asi = %d, size = %d, sign = %d, "
898 "addr = %08x -> ret = %08x,"
1a2fb1c0 899 "addr = %08x\n", asi, size, sign, last_addr, ret, addr);
952a328f
BS		 900#ifdef DEBUG_MXCC
901 dump_mxcc(env);
902#endif
6c36d3fa 903 break;
e8af50a3 904 case 3: /* MMU probe */
0f8a249a
BS		 905 {
906 int mmulev;
907
1a2fb1c0 908 mmulev = (addr >> 8) & 15;
0f8a249a
BS		 909 if (mmulev > 4)
910 ret = 0;
1a2fb1c0
BS		 911 else
912 ret = mmu_probe(env, addr, mmulev);
913 DPRINTF_MMU("mmu_probe: 0x%08x (lev %d) -> 0x%08" PRIx64 "\n",
914 addr, mmulev, ret);
0f8a249a
BS		 915 }
916 break;
e8af50a3 917 case 4: /* read MMU regs */
0f8a249a 918 {
1a2fb1c0 919 int reg = (addr >> 8) & 0x1f;
3b46e624 920
0f8a249a
BS		 921 ret = env->mmuregs[reg];
922 if (reg == 3) /* Fault status cleared on read */
3dd9a152
BS		 923 env->mmuregs[3] = 0;
924 else if (reg == 0x13) /* Fault status read */
925 ret = env->mmuregs[3];
926 else if (reg == 0x14) /* Fault address read */
927 ret = env->mmuregs[4];
1a2fb1c0 928 DPRINTF_MMU("mmu_read: reg[%d] = 0x%08" PRIx64 "\n", reg, ret);
0f8a249a
BS		 929 }
930 break;
045380be
BS		 931 case 5: // Turbosparc ITLB Diagnostic
932 case 6: // Turbosparc DTLB Diagnostic
933 case 7: // Turbosparc IOTLB Diagnostic
934 break;
6c36d3fa
BS		 935 case 9: /* Supervisor code access */
936 switch(size) {
937 case 1:
1a2fb1c0 938 ret = ldub_code(addr);
6c36d3fa
BS		 939 break;
940 case 2:
a4e7dd52 941 ret = lduw_code(addr);
6c36d3fa
BS		 942 break;
943 default:
944 case 4:
a4e7dd52 945 ret = ldl_code(addr);
6c36d3fa
BS		 946 break;
947 case 8:
a4e7dd52 948 ret = ldq_code(addr);
6c36d3fa
BS		 949 break;
950 }
951 break;
81ad8ba2
BS		 952 case 0xa: /* User data access */
953 switch(size) {
954 case 1:
1a2fb1c0 955 ret = ldub_user(addr);
81ad8ba2
BS		 956 break;
957 case 2:
a4e7dd52 958 ret = lduw_user(addr);
81ad8ba2
BS		 959 break;
960 default:
961 case 4:
a4e7dd52 962 ret = ldl_user(addr);
81ad8ba2
BS		 963 break;
964 case 8:
a4e7dd52 965 ret = ldq_user(addr);
81ad8ba2
BS		 966 break;
967 }
968 break;
969 case 0xb: /* Supervisor data access */
970 switch(size) {
971 case 1:
1a2fb1c0 972 ret = ldub_kernel(addr);
81ad8ba2
BS		 973 break;
974 case 2:
a4e7dd52 975 ret = lduw_kernel(addr);
81ad8ba2
BS		 976 break;
977 default:
978 case 4:
a4e7dd52 979 ret = ldl_kernel(addr);
81ad8ba2
BS		 980 break;
981 case 8:
a4e7dd52 982 ret = ldq_kernel(addr);
81ad8ba2
BS		 983 break;
984 }
985 break;
6c36d3fa
BS		 986 case 0xc: /* I-cache tag */
987 case 0xd: /* I-cache data */
988 case 0xe: /* D-cache tag */
989 case 0xf: /* D-cache data */
990 break;
991 case 0x20: /* MMU passthrough */
02aab46a
FB		 992 switch(size) {
993 case 1:
1a2fb1c0 994 ret = ldub_phys(addr);
02aab46a
FB		 995 break;
996 case 2:
a4e7dd52 997 ret = lduw_phys(addr);
02aab46a
FB		 998 break;
999 default:
1000 case 4:
a4e7dd52 1001 ret = ldl_phys(addr);
02aab46a 1002 break;
9e61bde5 1003 case 8:
a4e7dd52 1004 ret = ldq_phys(addr);
0f8a249a 1005 break;
02aab46a 1006 }
0f8a249a 1007 break;
7d85892b 1008 case 0x21 ... 0x2f: /* MMU passthrough, 0x100000000 to 0xfffffffff */
5dcb6b91
BS		 1009 switch(size) {
1010 case 1:
1a2fb1c0 1011 ret = ldub_phys((target_phys_addr_t)addr
5dcb6b91
BS		 1012 | ((target_phys_addr_t)(asi & 0xf) << 32));
1013 break;
1014 case 2:
a4e7dd52 1015 ret = lduw_phys((target_phys_addr_t)addr
5dcb6b91
BS		 1016 | ((target_phys_addr_t)(asi & 0xf) << 32));
1017 break;
1018 default:
1019 case 4:
a4e7dd52 1020 ret = ldl_phys((target_phys_addr_t)addr
5dcb6b91
BS		 1021 | ((target_phys_addr_t)(asi & 0xf) << 32));
1022 break;
1023 case 8:
a4e7dd52 1024 ret = ldq_phys((target_phys_addr_t)addr
5dcb6b91 1025 | ((target_phys_addr_t)(asi & 0xf) << 32));
0f8a249a 1026 break;
5dcb6b91 1027 }
0f8a249a 1028 break;
045380be
BS		 1029 case 0x30: // Turbosparc secondary cache diagnostic
1030 case 0x31: // Turbosparc RAM snoop
1031 case 0x32: // Turbosparc page table descriptor diagnostic
666c87aa
BS		 1032 case 0x39: /* data cache diagnostic register */
1033 ret = 0;
1034 break;
045380be 1035 case 8: /* User code access, XXX */
e8af50a3 1036 default:
1a2fb1c0 1037 do_unassigned_access(addr, 0, 0, asi);
0f8a249a
BS		 1038 ret = 0;
1039 break;
e8af50a3 1040 }
81ad8ba2
BS		 1041 if (sign) {
1042 switch(size) {
1043 case 1:
1a2fb1c0 1044 ret = (int8_t) ret;
e32664fb 1045 break;
81ad8ba2 1046 case 2:
1a2fb1c0
BS		 1047 ret = (int16_t) ret;
1048 break;
1049 case 4:
1050 ret = (int32_t) ret;
e32664fb 1051 break;
81ad8ba2 1052 default:
81ad8ba2
BS		 1053 break;
1054 }
1055 }
8543e2cf 1056#ifdef DEBUG_ASI
1a2fb1c0 1057 dump_asi("read ", last_addr, asi, size, ret);
8543e2cf 1058#endif
1a2fb1c0 1059 return ret;
e8af50a3
FB		 1060}
1061
1a2fb1c0 1062void helper_st_asi(target_ulong addr, uint64_t val, int asi, int size)
e8af50a3 1063{
c2bc0e38 1064 helper_check_align(addr, size - 1);
e8af50a3 1065 switch(asi) {
6c36d3fa 1066 case 2: /* SuperSparc MXCC registers */
1a2fb1c0 1067 switch (addr) {
952a328f
BS		 1068 case 0x01c00000: /* MXCC stream data register 0 */
1069 if (size == 8)
1a2fb1c0 1070 env->mxccdata[0] = val;
952a328f 1071 else
77f193da
BS		 1072 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1073 size);
952a328f
BS		 1074 break;
1075 case 0x01c00008: /* MXCC stream data register 1 */
1076 if (size == 8)
1a2fb1c0 1077 env->mxccdata[1] = val;
952a328f 1078 else
77f193da
BS		 1079 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1080 size);
952a328f
BS		 1081 break;
1082 case 0x01c00010: /* MXCC stream data register 2 */
1083 if (size == 8)
1a2fb1c0 1084 env->mxccdata[2] = val;
952a328f 1085 else
77f193da
BS		 1086 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1087 size);
952a328f
BS		 1088 break;
1089 case 0x01c00018: /* MXCC stream data register 3 */
1090 if (size == 8)
1a2fb1c0 1091 env->mxccdata[3] = val;
952a328f 1092 else
77f193da
BS		 1093 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1094 size);
952a328f
BS		 1095 break;
1096 case 0x01c00100: /* MXCC stream source */
1097 if (size == 8)
1a2fb1c0 1098 env->mxccregs[0] = val;
952a328f 1099 else
77f193da
BS		 1100 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1101 size);
1102 env->mxccdata[0] = ldq_phys((env->mxccregs[0] & 0xffffffffULL) +
1103 0);
1104 env->mxccdata[1] = ldq_phys((env->mxccregs[0] & 0xffffffffULL) +
1105 8);
1106 env->mxccdata[2] = ldq_phys((env->mxccregs[0] & 0xffffffffULL) +
1107 16);
1108 env->mxccdata[3] = ldq_phys((env->mxccregs[0] & 0xffffffffULL) +
1109 24);
952a328f
BS		 1110 break;
1111 case 0x01c00200: /* MXCC stream destination */
1112 if (size == 8)
1a2fb1c0 1113 env->mxccregs[1] = val;
952a328f 1114 else
77f193da
BS		 1115 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1116 size);
1117 stq_phys((env->mxccregs[1] & 0xffffffffULL) + 0,
1118 env->mxccdata[0]);
1119 stq_phys((env->mxccregs[1] & 0xffffffffULL) + 8,
1120 env->mxccdata[1]);
1121 stq_phys((env->mxccregs[1] & 0xffffffffULL) + 16,
1122 env->mxccdata[2]);
1123 stq_phys((env->mxccregs[1] & 0xffffffffULL) + 24,
1124 env->mxccdata[3]);
952a328f
BS		 1125 break;
1126 case 0x01c00a00: /* MXCC control register */
1127 if (size == 8)
1a2fb1c0 1128 env->mxccregs[3] = val;
952a328f 1129 else
77f193da
BS		 1130 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1131 size);
952a328f
BS		 1132 break;
1133 case 0x01c00a04: /* MXCC control register */
1134 if (size == 4)
77f193da
BS		 1135 env->mxccregs[3] = (env->mxccregs[0xa] & 0xffffffff00000000ULL)
1136 | val;
952a328f 1137 else
77f193da
BS		 1138 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1139 size);
952a328f
BS		 1140 break;
1141 case 0x01c00e00: /* MXCC error register */
bbf7d96b 1142 // writing a 1 bit clears the error
952a328f 1143 if (size == 8)
1a2fb1c0 1144 env->mxccregs[6] &= ~val;
952a328f 1145 else
77f193da
BS		 1146 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1147 size);
952a328f
BS		 1148 break;
1149 case 0x01c00f00: /* MBus port address register */
1150 if (size == 8)
1a2fb1c0 1151 env->mxccregs[7] = val;
952a328f 1152 else
77f193da
BS		 1153 DPRINTF_MXCC("%08x: unimplemented access size: %d\n", addr,
1154 size);
952a328f
BS		 1155 break;
1156 default:
77f193da
BS		 1157 DPRINTF_MXCC("%08x: unimplemented address, size: %d\n", addr,
1158 size);
952a328f
BS		 1159 break;
1160 }
77f193da
BS		 1161 DPRINTF_MXCC("asi = %d, size = %d, addr = %08x, val = %08x\n", asi,
1162 size, addr, val);
952a328f
BS		 1163#ifdef DEBUG_MXCC
1164 dump_mxcc(env);
1165#endif
6c36d3fa 1166 break;
e8af50a3 1167 case 3: /* MMU flush */
0f8a249a
BS		 1168 {
1169 int mmulev;
e80cfcfc 1170
1a2fb1c0 1171 mmulev = (addr >> 8) & 15;
952a328f 1172 DPRINTF_MMU("mmu flush level %d\n", mmulev);
0f8a249a
BS		 1173 switch (mmulev) {
1174 case 0: // flush page
1a2fb1c0 1175 tlb_flush_page(env, addr & 0xfffff000);
0f8a249a
BS		 1176 break;
1177 case 1: // flush segment (256k)
1178 case 2: // flush region (16M)
1179 case 3: // flush context (4G)
1180 case 4: // flush entire
1181 tlb_flush(env, 1);
1182 break;
1183 default:
1184 break;
1185 }
55754d9e 1186#ifdef DEBUG_MMU
0f8a249a 1187 dump_mmu(env);
55754d9e 1188#endif
0f8a249a 1189 }
8543e2cf 1190 break;
e8af50a3 1191 case 4: /* write MMU regs */
0f8a249a 1192 {
1a2fb1c0 1193 int reg = (addr >> 8) & 0x1f;
0f8a249a 1194 uint32_t oldreg;
3b46e624 1195
0f8a249a 1196 oldreg = env->mmuregs[reg];
55754d9e 1197 switch(reg) {
3deaeab7 1198 case 0: // Control Register
3dd9a152 1199 env->mmuregs[reg] = (env->mmuregs[reg] & 0xff000000) |
1a2fb1c0 1200 (val & 0x00ffffff);
0f8a249a
BS		 1201 // Mappings generated during no-fault mode or MMU
1202 // disabled mode are invalid in normal mode
3dd9a152
BS		 1203 if ((oldreg & (MMU_E | MMU_NF | env->mmu_bm)) !=
1204 (env->mmuregs[reg] & (MMU_E | MMU_NF | env->mmu_bm)))
55754d9e
FB		 1205 tlb_flush(env, 1);
1206 break;
3deaeab7 1207 case 1: // Context Table Pointer Register
1a2fb1c0 1208 env->mmuregs[reg] = val & env->mmu_ctpr_mask;
3deaeab7
BS		 1209 break;
1210 case 2: // Context Register
1a2fb1c0 1211 env->mmuregs[reg] = val & env->mmu_cxr_mask;
55754d9e
FB		 1212 if (oldreg != env->mmuregs[reg]) {
1213 /* we flush when the MMU context changes because
1214 QEMU has no MMU context support */
1215 tlb_flush(env, 1);
1216 }
1217 break;
3deaeab7
BS		 1218 case 3: // Synchronous Fault Status Register with Clear
1219 case 4: // Synchronous Fault Address Register
1220 break;
1221 case 0x10: // TLB Replacement Control Register
1a2fb1c0 1222 env->mmuregs[reg] = val & env->mmu_trcr_mask;
55754d9e 1223 break;
3deaeab7 1224 case 0x13: // Synchronous Fault Status Register with Read and Clear
1a2fb1c0 1225 env->mmuregs[3] = val & env->mmu_sfsr_mask;
3dd9a152 1226 break;
3deaeab7 1227 case 0x14: // Synchronous Fault Address Register
1a2fb1c0 1228 env->mmuregs[4] = val;
3dd9a152 1229 break;
55754d9e 1230 default:
1a2fb1c0 1231 env->mmuregs[reg] = val;
55754d9e
FB		 1232 break;
1233 }
55754d9e 1234 if (oldreg != env->mmuregs[reg]) {
77f193da
BS		 1235 DPRINTF_MMU("mmu change reg[%d]: 0x%08x -> 0x%08x\n",
1236 reg, oldreg, env->mmuregs[reg]);
55754d9e 1237 }
952a328f 1238#ifdef DEBUG_MMU
0f8a249a 1239 dump_mmu(env);
55754d9e 1240#endif
0f8a249a 1241 }
8543e2cf 1242 break;
045380be
BS		 1243 case 5: // Turbosparc ITLB Diagnostic
1244 case 6: // Turbosparc DTLB Diagnostic
1245 case 7: // Turbosparc IOTLB Diagnostic
1246 break;
81ad8ba2
BS		 1247 case 0xa: /* User data access */
1248 switch(size) {
1249 case 1:
1a2fb1c0 1250 stb_user(addr, val);
81ad8ba2
BS		 1251 break;
1252 case 2:
a4e7dd52 1253 stw_user(addr, val);
81ad8ba2
BS		 1254 break;
1255 default:
1256 case 4:
a4e7dd52 1257 stl_user(addr, val);
81ad8ba2
BS		 1258 break;
1259 case 8:
a4e7dd52 1260 stq_user(addr, val);
81ad8ba2
BS		 1261 break;
1262 }
1263 break;
1264 case 0xb: /* Supervisor data access */
1265 switch(size) {
1266 case 1:
1a2fb1c0 1267 stb_kernel(addr, val);
81ad8ba2
BS		 1268 break;
1269 case 2:
a4e7dd52 1270 stw_kernel(addr, val);
81ad8ba2
BS		 1271 break;
1272 default:
1273 case 4:
a4e7dd52 1274 stl_kernel(addr, val);
81ad8ba2
BS		 1275 break;
1276 case 8:
a4e7dd52 1277 stq_kernel(addr, val);
81ad8ba2
BS		 1278 break;
1279 }
1280 break;
6c36d3fa
BS		 1281 case 0xc: /* I-cache tag */
1282 case 0xd: /* I-cache data */
1283 case 0xe: /* D-cache tag */
1284 case 0xf: /* D-cache data */
1285 case 0x10: /* I/D-cache flush page */
1286 case 0x11: /* I/D-cache flush segment */
1287 case 0x12: /* I/D-cache flush region */
1288 case 0x13: /* I/D-cache flush context */
1289 case 0x14: /* I/D-cache flush user */
1290 break;
e80cfcfc 1291 case 0x17: /* Block copy, sta access */
0f8a249a 1292 {
1a2fb1c0
BS		 1293 // val = src
1294 // addr = dst
0f8a249a 1295 // copy 32 bytes
6c36d3fa 1296 unsigned int i;
1a2fb1c0 1297 uint32_t src = val & ~3, dst = addr & ~3, temp;
3b46e624 1298
6c36d3fa
BS		 1299 for (i = 0; i < 32; i += 4, src += 4, dst += 4) {
1300 temp = ldl_kernel(src);
1301 stl_kernel(dst, temp);
1302 }
0f8a249a 1303 }
8543e2cf 1304 break;
e80cfcfc 1305 case 0x1f: /* Block fill, stda access */
0f8a249a 1306 {
1a2fb1c0
BS		 1307 // addr = dst
1308 // fill 32 bytes with val
6c36d3fa 1309 unsigned int i;
1a2fb1c0 1310 uint32_t dst = addr & 7;
6c36d3fa
BS		 1311
1312 for (i = 0; i < 32; i += 8, dst += 8)
1313 stq_kernel(dst, val);
0f8a249a 1314 }
8543e2cf 1315 break;
6c36d3fa 1316 case 0x20: /* MMU passthrough */
0f8a249a 1317 {
02aab46a
FB		 1318 switch(size) {
1319 case 1:
1a2fb1c0 1320 stb_phys(addr, val);
02aab46a
FB		 1321 break;
1322 case 2:
a4e7dd52 1323 stw_phys(addr, val);
02aab46a
FB		 1324 break;
1325 case 4:
1326 default:
a4e7dd52 1327 stl_phys(addr, val);
02aab46a 1328 break;
9e61bde5 1329 case 8:
a4e7dd52 1330 stq_phys(addr, val);
9e61bde5 1331 break;
02aab46a 1332 }
0f8a249a 1333 }
8543e2cf 1334 break;
045380be 1335 case 0x21 ... 0x2f: /* MMU passthrough, 0x100000000 to 0xfffffffff */
0f8a249a 1336 {
5dcb6b91
BS		 1337 switch(size) {
1338 case 1:
1a2fb1c0
BS		 1339 stb_phys((target_phys_addr_t)addr
1340 | ((target_phys_addr_t)(asi & 0xf) << 32), val);
5dcb6b91
BS		 1341 break;
1342 case 2:
a4e7dd52 1343 stw_phys((target_phys_addr_t)addr
1a2fb1c0 1344 | ((target_phys_addr_t)(asi & 0xf) << 32), val);
5dcb6b91
BS		 1345 break;
1346 case 4:
1347 default:
a4e7dd52 1348 stl_phys((target_phys_addr_t)addr
1a2fb1c0 1349 | ((target_phys_addr_t)(asi & 0xf) << 32), val);
5dcb6b91
BS		 1350 break;
1351 case 8:
a4e7dd52 1352 stq_phys((target_phys_addr_t)addr
1a2fb1c0 1353 | ((target_phys_addr_t)(asi & 0xf) << 32), val);
5dcb6b91
BS		 1354 break;
1355 }
0f8a249a 1356 }
8543e2cf 1357 break;
045380be
BS		 1358 case 0x30: // store buffer tags or Turbosparc secondary cache diagnostic
1359 case 0x31: // store buffer data, Ross RT620 I-cache flush or
1360 // Turbosparc snoop RAM
77f193da
BS		 1361 case 0x32: // store buffer control or Turbosparc page table
1362 // descriptor diagnostic
6c36d3fa
BS		 1363 case 0x36: /* I-cache flash clear */
1364 case 0x37: /* D-cache flash clear */
666c87aa
BS		 1365 case 0x38: /* breakpoint diagnostics */
1366 case 0x4c: /* breakpoint action */
6c36d3fa 1367 break;
045380be 1368 case 8: /* User code access, XXX */
6c36d3fa 1369 case 9: /* Supervisor code access, XXX */
e8af50a3 1370 default:
1a2fb1c0 1371 do_unassigned_access(addr, 1, 0, asi);
8543e2cf 1372 break;
e8af50a3 1373 }
8543e2cf 1374#ifdef DEBUG_ASI
1a2fb1c0 1375 dump_asi("write", addr, asi, size, val);
8543e2cf 1376#endif
e8af50a3
FB		 1377}
1378
81ad8ba2
BS		 1379#endif /* CONFIG_USER_ONLY */
1380#else /* TARGET_SPARC64 */
1381
1382#ifdef CONFIG_USER_ONLY
1a2fb1c0 1383uint64_t helper_ld_asi(target_ulong addr, int asi, int size, int sign)
81ad8ba2
BS		 1384{
1385 uint64_t ret = 0;
1a2fb1c0
BS		 1386#if defined(DEBUG_ASI)
1387 target_ulong last_addr = addr;
1388#endif
81ad8ba2
BS		 1389
1390 if (asi < 0x80)
1391 raise_exception(TT_PRIV_ACT);
1392
c2bc0e38 1393 helper_check_align(addr, size - 1);
2cade6a3 1394 address_mask(env, &addr);
c2bc0e38 1395
81ad8ba2
BS		 1396 switch (asi) {
1397 case 0x80: // Primary
1398 case 0x82: // Primary no-fault
1399 case 0x88: // Primary LE
1400 case 0x8a: // Primary no-fault LE
1401 {
1402 switch(size) {
1403 case 1:
1a2fb1c0 1404 ret = ldub_raw(addr);
81ad8ba2
BS		 1405 break;
1406 case 2:
a4e7dd52 1407 ret = lduw_raw(addr);
81ad8ba2
BS		 1408 break;
1409 case 4:
a4e7dd52 1410 ret = ldl_raw(addr);
81ad8ba2
BS		 1411 break;
1412 default:
1413 case 8:
a4e7dd52 1414 ret = ldq_raw(addr);
81ad8ba2
BS		 1415 break;
1416 }
1417 }
1418 break;
1419 case 0x81: // Secondary
1420 case 0x83: // Secondary no-fault
1421 case 0x89: // Secondary LE
1422 case 0x8b: // Secondary no-fault LE
1423 // XXX
1424 break;
1425 default:
1426 break;
1427 }
1428
1429 /* Convert from little endian */
1430 switch (asi) {
1431 case 0x88: // Primary LE
1432 case 0x89: // Secondary LE
1433 case 0x8a: // Primary no-fault LE
1434 case 0x8b: // Secondary no-fault LE
1435 switch(size) {
1436 case 2:
1437 ret = bswap16(ret);
e32664fb 1438 break;
81ad8ba2
BS		 1439 case 4:
1440 ret = bswap32(ret);
e32664fb 1441 break;
81ad8ba2
BS		 1442 case 8:
1443 ret = bswap64(ret);
e32664fb 1444 break;
81ad8ba2
BS		 1445 default:
1446 break;
1447 }
1448 default:
1449 break;
1450 }
1451
1452 /* Convert to signed number */
1453 if (sign) {
1454 switch(size) {
1455 case 1:
1456 ret = (int8_t) ret;
e32664fb 1457 break;
81ad8ba2
BS		 1458 case 2:
1459 ret = (int16_t) ret;
e32664fb 1460 break;
81ad8ba2
BS		 1461 case 4:
1462 ret = (int32_t) ret;
e32664fb 1463 break;
81ad8ba2
BS		 1464 default:
1465 break;
1466 }
1467 }
1a2fb1c0
BS		 1468#ifdef DEBUG_ASI
1469 dump_asi("read ", last_addr, asi, size, ret);
1470#endif
1471 return ret;
81ad8ba2
BS		 1472}
1473
1a2fb1c0 1474void helper_st_asi(target_ulong addr, target_ulong val, int asi, int size)
81ad8ba2 1475{
1a2fb1c0
BS		 1476#ifdef DEBUG_ASI
1477 dump_asi("write", addr, asi, size, val);
1478#endif
81ad8ba2
BS		 1479 if (asi < 0x80)
1480 raise_exception(TT_PRIV_ACT);
1481
c2bc0e38 1482 helper_check_align(addr, size - 1);
2cade6a3 1483 address_mask(env, &addr);
c2bc0e38 1484
81ad8ba2
BS		 1485 /* Convert to little endian */
1486 switch (asi) {
1487 case 0x88: // Primary LE
1488 case 0x89: // Secondary LE
1489 switch(size) {
1490 case 2:
1a2fb1c0 1491 addr = bswap16(addr);
e32664fb 1492 break;
81ad8ba2 1493 case 4:
1a2fb1c0 1494 addr = bswap32(addr);
e32664fb 1495 break;
81ad8ba2 1496 case 8:
1a2fb1c0 1497 addr = bswap64(addr);
e32664fb 1498 break;
81ad8ba2
BS		 1499 default:
1500 break;
1501 }
1502 default:
1503 break;
1504 }
1505
1506 switch(asi) {
1507 case 0x80: // Primary
1508 case 0x88: // Primary LE
1509 {
1510 switch(size) {
1511 case 1:
1a2fb1c0 1512 stb_raw(addr, val);
81ad8ba2
BS		 1513 break;
1514 case 2:
a4e7dd52 1515 stw_raw(addr, val);
81ad8ba2
BS		 1516 break;
1517 case 4:
a4e7dd52 1518 stl_raw(addr, val);
81ad8ba2
BS		 1519 break;
1520 case 8:
1521 default:
a4e7dd52 1522 stq_raw(addr, val);
81ad8ba2
BS		 1523 break;
1524 }
1525 }
1526 break;
1527 case 0x81: // Secondary
1528 case 0x89: // Secondary LE
1529 // XXX
1530 return;
1531
1532 case 0x82: // Primary no-fault, RO
1533 case 0x83: // Secondary no-fault, RO
1534 case 0x8a: // Primary no-fault LE, RO
1535 case 0x8b: // Secondary no-fault LE, RO
1536 default:
1a2fb1c0 1537 do_unassigned_access(addr, 1, 0, 1);
81ad8ba2
BS		 1538 return;
1539 }
1540}
1541
1542#else /* CONFIG_USER_ONLY */
3475187d 1543
1a2fb1c0 1544uint64_t helper_ld_asi(target_ulong addr, int asi, int size, int sign)
3475187d 1545{
83469015 1546 uint64_t ret = 0;
1a2fb1c0
BS		 1547#if defined(DEBUG_ASI)
1548 target_ulong last_addr = addr;
1549#endif
3475187d 1550
6f27aba6 1551 if ((asi < 0x80 && (env->pstate & PS_PRIV) == 0)
20b749f6 1552 || (asi >= 0x30 && asi < 0x80 && !(env->hpstate & HS_PRIV)))
0f8a249a 1553 raise_exception(TT_PRIV_ACT);
3475187d 1554
c2bc0e38 1555 helper_check_align(addr, size - 1);
3475187d 1556 switch (asi) {
81ad8ba2
BS		 1557 case 0x10: // As if user primary
1558 case 0x18: // As if user primary LE
1559 case 0x80: // Primary
1560 case 0x82: // Primary no-fault
1561 case 0x88: // Primary LE
1562 case 0x8a: // Primary no-fault LE
1563 if ((asi & 0x80) && (env->pstate & PS_PRIV)) {
6f27aba6
BS		 1564 if (env->hpstate & HS_PRIV) {
1565 switch(size) {
1566 case 1:
1a2fb1c0 1567 ret = ldub_hypv(addr);
6f27aba6
BS		 1568 break;
1569 case 2:
a4e7dd52 1570 ret = lduw_hypv(addr);
6f27aba6
BS		 1571 break;
1572 case 4:
a4e7dd52 1573 ret = ldl_hypv(addr);
6f27aba6
BS		 1574 break;
1575 default:
1576 case 8:
a4e7dd52 1577 ret = ldq_hypv(addr);
6f27aba6
BS		 1578 break;
1579 }
1580 } else {
1581 switch(size) {
1582 case 1:
1a2fb1c0 1583 ret = ldub_kernel(addr);
6f27aba6
BS		 1584 break;
1585 case 2:
a4e7dd52 1586 ret = lduw_kernel(addr);
6f27aba6
BS		 1587 break;
1588 case 4:
a4e7dd52 1589 ret = ldl_kernel(addr);
6f27aba6
BS		 1590 break;
1591 default:
1592 case 8:
a4e7dd52 1593 ret = ldq_kernel(addr);
6f27aba6
BS		 1594 break;
1595 }
81ad8ba2
BS		 1596 }
1597 } else {
1598 switch(size) {
1599 case 1:
1a2fb1c0 1600 ret = ldub_user(addr);
81ad8ba2
BS		 1601 break;
1602 case 2:
a4e7dd52 1603 ret = lduw_user(addr);
81ad8ba2
BS		 1604 break;
1605 case 4:
a4e7dd52 1606 ret = ldl_user(addr);
81ad8ba2
BS		 1607 break;
1608 default:
1609 case 8:
a4e7dd52 1610 ret = ldq_user(addr);
81ad8ba2
BS		 1611 break;
1612 }
1613 }
1614 break;
3475187d
FB		 1615 case 0x14: // Bypass
1616 case 0x15: // Bypass, non-cacheable
81ad8ba2
BS		 1617 case 0x1c: // Bypass LE
1618 case 0x1d: // Bypass, non-cacheable LE
0f8a249a 1619 {
02aab46a
FB		 1620 switch(size) {
1621 case 1:
1a2fb1c0 1622 ret = ldub_phys(addr);
02aab46a
FB		 1623 break;
1624 case 2:
a4e7dd52 1625 ret = lduw_phys(addr);
02aab46a
FB		 1626 break;
1627 case 4:
a4e7dd52 1628 ret = ldl_phys(addr);
02aab46a
FB		 1629 break;
1630 default:
1631 case 8:
a4e7dd52 1632 ret = ldq_phys(addr);
02aab46a
FB		 1633 break;
1634 }
0f8a249a
BS		 1635 break;
1636 }
db166940
BS		 1637 case 0x24: // Nucleus quad LDD 128 bit atomic
1638 case 0x2c: // Nucleus quad LDD 128 bit atomic LE
1639 // Only ldda allowed
1640 raise_exception(TT_ILL_INSN);
1641 return 0;
83469015
FB		 1642 case 0x04: // Nucleus
1643 case 0x0c: // Nucleus Little Endian (LE)
83469015 1644 case 0x11: // As if user secondary
83469015 1645 case 0x19: // As if user secondary LE
83469015 1646 case 0x4a: // UPA config
81ad8ba2 1647 case 0x81: // Secondary
83469015 1648 case 0x83: // Secondary no-fault
83469015 1649 case 0x89: // Secondary LE
83469015 1650 case 0x8b: // Secondary no-fault LE
0f8a249a
BS		 1651 // XXX
1652 break;
3475187d 1653 case 0x45: // LSU
0f8a249a
BS		 1654 ret = env->lsu;
1655 break;
3475187d 1656 case 0x50: // I-MMU regs
0f8a249a 1657 {
1a2fb1c0 1658 int reg = (addr >> 3) & 0xf;
3475187d 1659
0f8a249a
BS		 1660 ret = env->immuregs[reg];
1661 break;
1662 }
3475187d
FB		 1663 case 0x51: // I-MMU 8k TSB pointer
1664 case 0x52: // I-MMU 64k TSB pointer
0f8a249a
BS		 1665 // XXX
1666 break;
a5a52cf2
BS		 1667 case 0x55: // I-MMU data access
1668 {
1669 int reg = (addr >> 3) & 0x3f;
1670
1671 ret = env->itlb_tte[reg];
1672 break;
1673 }
83469015 1674 case 0x56: // I-MMU tag read
0f8a249a
BS		 1675 {
1676 unsigned int i;
1677
1678 for (i = 0; i < 64; i++) {
1679 // Valid, ctx match, vaddr match
a5a52cf2
BS		 1680 if ((env->itlb_tte[i] & 0x8000000000000000ULL) != 0) {
1681 uint64_t mask;
1682
1683 switch ((env->itlb_tte[i] >> 61) & 3) {
1684 default:
1685 case 0x0:
1686 mask = 0xffffffffffffffff;
1687 break;
1688 case 0x1:
1689 mask = 0xffffffffffff0fff;
1690 break;
1691 case 0x2:
1692 mask = 0xfffffffffff80fff;
1693 break;
1694 case 0x3:
1695 mask = 0xffffffffffc00fff;
1696 break;
1697 }
1698 if ((env->itlb_tag[i] & mask) == (addr & mask)) {
1699 ret = env->itlb_tte[i];
1700 break;
1701 }
0f8a249a
BS		 1702 }
1703 }
1704 break;
1705 }
3475187d 1706 case 0x58: // D-MMU regs
0f8a249a 1707 {
1a2fb1c0 1708 int reg = (addr >> 3) & 0xf;
3475187d 1709
0f8a249a
BS		 1710 ret = env->dmmuregs[reg];
1711 break;
1712 }
a5a52cf2
BS		 1713 case 0x5d: // D-MMU data access
1714 {
1715 int reg = (addr >> 3) & 0x3f;
1716
1717 ret = env->dtlb_tte[reg];
1718 break;
1719 }
83469015 1720 case 0x5e: // D-MMU tag read
0f8a249a
BS		 1721 {
1722 unsigned int i;
1723
1724 for (i = 0; i < 64; i++) {
1725 // Valid, ctx match, vaddr match
a5a52cf2
BS		 1726 if ((env->dtlb_tte[i] & 0x8000000000000000ULL) != 0) {
1727 uint64_t mask;
1728
1729 switch ((env->dtlb_tte[i] >> 61) & 3) {
1730 default:
1731 case 0x0:
1732 mask = 0xffffffffffffffff;
1733 break;
1734 case 0x1:
1735 mask = 0xffffffffffff0fff;
1736 break;
1737 case 0x2:
1738 mask = 0xfffffffffff80fff;
1739 break;
1740 case 0x3:
1741 mask = 0xffffffffffc00fff;
1742 break;
1743 }
1744 if ((env->dtlb_tag[i] & mask) == (addr & mask)) {
1745 ret = env->dtlb_tte[i];
1746 break;
1747 }
0f8a249a
BS		 1748 }
1749 }
1750 break;
1751 }
f7350b47
BS		 1752 case 0x46: // D-cache data
1753 case 0x47: // D-cache tag access
a5a52cf2
BS		 1754 case 0x4b: // E-cache error enable
1755 case 0x4c: // E-cache asynchronous fault status
1756 case 0x4d: // E-cache asynchronous fault address
f7350b47
BS		 1757 case 0x4e: // E-cache tag data
1758 case 0x66: // I-cache instruction access
1759 case 0x67: // I-cache tag access
1760 case 0x6e: // I-cache predecode
1761 case 0x6f: // I-cache LRU etc.
1762 case 0x76: // E-cache tag
1763 case 0x7e: // E-cache tag
1764 break;
3475187d
FB		 1765 case 0x59: // D-MMU 8k TSB pointer
1766 case 0x5a: // D-MMU 64k TSB pointer
1767 case 0x5b: // D-MMU data pointer
83469015
FB		 1768 case 0x48: // Interrupt dispatch, RO
1769 case 0x49: // Interrupt data receive
1770 case 0x7f: // Incoming interrupt vector, RO
0f8a249a
BS		 1771 // XXX
1772 break;
3475187d
FB		 1773 case 0x54: // I-MMU data in, WO
1774 case 0x57: // I-MMU demap, WO
1775 case 0x5c: // D-MMU data in, WO
1776 case 0x5f: // D-MMU demap, WO
83469015 1777 case 0x77: // Interrupt vector, WO
3475187d 1778 default:
1a2fb1c0 1779 do_unassigned_access(addr, 0, 0, 1);
0f8a249a
BS		 1780 ret = 0;
1781 break;
3475187d 1782 }
81ad8ba2
BS		 1783
1784 /* Convert from little endian */
1785 switch (asi) {
1786 case 0x0c: // Nucleus Little Endian (LE)
1787 case 0x18: // As if user primary LE
1788 case 0x19: // As if user secondary LE
1789 case 0x1c: // Bypass LE
1790 case 0x1d: // Bypass, non-cacheable LE
1791 case 0x88: // Primary LE
1792 case 0x89: // Secondary LE
1793 case 0x8a: // Primary no-fault LE
1794 case 0x8b: // Secondary no-fault LE
1795 switch(size) {
1796 case 2:
1797 ret = bswap16(ret);
e32664fb 1798 break;
81ad8ba2
BS		 1799 case 4:
1800 ret = bswap32(ret);
e32664fb 1801 break;
81ad8ba2
BS		 1802 case 8:
1803 ret = bswap64(ret);
e32664fb 1804 break;
81ad8ba2
BS		 1805 default:
1806 break;
1807 }
1808 default:
1809 break;
1810 }
1811
1812 /* Convert to signed number */
1813 if (sign) {
1814 switch(size) {
1815 case 1:
1816 ret = (int8_t) ret;
e32664fb 1817 break;
81ad8ba2
BS		 1818 case 2:
1819 ret = (int16_t) ret;
e32664fb 1820 break;
81ad8ba2
BS		 1821 case 4:
1822 ret = (int32_t) ret;
e32664fb 1823 break;
81ad8ba2
BS		 1824 default:
1825 break;
1826 }
1827 }
1a2fb1c0
BS		 1828#ifdef DEBUG_ASI
1829 dump_asi("read ", last_addr, asi, size, ret);
1830#endif
1831 return ret;
3475187d
FB		 1832}
1833
1a2fb1c0 1834void helper_st_asi(target_ulong addr, target_ulong val, int asi, int size)
3475187d 1835{
1a2fb1c0
BS		 1836#ifdef DEBUG_ASI
1837 dump_asi("write", addr, asi, size, val);
1838#endif
6f27aba6 1839 if ((asi < 0x80 && (env->pstate & PS_PRIV) == 0)
20b749f6 1840 || (asi >= 0x30 && asi < 0x80 && !(env->hpstate & HS_PRIV)))
0f8a249a 1841 raise_exception(TT_PRIV_ACT);
3475187d 1842
c2bc0e38 1843 helper_check_align(addr, size - 1);
81ad8ba2
BS		 1844 /* Convert to little endian */
1845 switch (asi) {
1846 case 0x0c: // Nucleus Little Endian (LE)
1847 case 0x18: // As if user primary LE
1848 case 0x19: // As if user secondary LE
1849 case 0x1c: // Bypass LE
1850 case 0x1d: // Bypass, non-cacheable LE
81ad8ba2
BS		 1851 case 0x88: // Primary LE
1852 case 0x89: // Secondary LE
1853 switch(size) {
1854 case 2:
1a2fb1c0 1855 addr = bswap16(addr);
e32664fb 1856 break;
81ad8ba2 1857 case 4:
1a2fb1c0 1858 addr = bswap32(addr);
e32664fb 1859 break;
81ad8ba2 1860 case 8:
1a2fb1c0 1861 addr = bswap64(addr);
e32664fb 1862 break;
81ad8ba2
BS		 1863 default:
1864 break;
1865 }
1866 default:
1867 break;
1868 }
1869
3475187d 1870 switch(asi) {
81ad8ba2
BS		 1871 case 0x10: // As if user primary
1872 case 0x18: // As if user primary LE
1873 case 0x80: // Primary
1874 case 0x88: // Primary LE
1875 if ((asi & 0x80) && (env->pstate & PS_PRIV)) {
6f27aba6
BS		 1876 if (env->hpstate & HS_PRIV) {
1877 switch(size) {
1878 case 1:
1a2fb1c0 1879 stb_hypv(addr, val);
6f27aba6
BS		 1880 break;
1881 case 2:
a4e7dd52 1882 stw_hypv(addr, val);
6f27aba6
BS		 1883 break;
1884 case 4:
a4e7dd52 1885 stl_hypv(addr, val);
6f27aba6
BS		 1886 break;
1887 case 8:
1888 default:
a4e7dd52 1889 stq_hypv(addr, val);
6f27aba6
BS		 1890 break;
1891 }
1892 } else {
1893 switch(size) {
1894 case 1:
1a2fb1c0 1895 stb_kernel(addr, val);
6f27aba6
BS		 1896 break;
1897 case 2:
a4e7dd52 1898 stw_kernel(addr, val);
6f27aba6
BS		 1899 break;
1900 case 4:
a4e7dd52 1901 stl_kernel(addr, val);
6f27aba6
BS		 1902 break;
1903 case 8:
1904 default:
a4e7dd52 1905 stq_kernel(addr, val);
6f27aba6
BS		 1906 break;
1907 }
81ad8ba2
BS		 1908 }
1909 } else {
1910 switch(size) {
1911 case 1:
1a2fb1c0 1912 stb_user(addr, val);
81ad8ba2
BS		 1913 break;
1914 case 2:
a4e7dd52 1915 stw_user(addr, val);
81ad8ba2
BS		 1916 break;
1917 case 4:
a4e7dd52 1918 stl_user(addr, val);
81ad8ba2
BS		 1919 break;
1920 case 8:
1921 default:
a4e7dd52 1922 stq_user(addr, val);
81ad8ba2
BS		 1923 break;
1924 }
1925 }
1926 break;
3475187d
FB		 1927 case 0x14: // Bypass
1928 case 0x15: // Bypass, non-cacheable
81ad8ba2
BS		 1929 case 0x1c: // Bypass LE
1930 case 0x1d: // Bypass, non-cacheable LE
0f8a249a 1931 {
02aab46a
FB		 1932 switch(size) {
1933 case 1:
1a2fb1c0 1934 stb_phys(addr, val);
02aab46a
FB		 1935 break;
1936 case 2:
a4e7dd52 1937 stw_phys(addr, val);
02aab46a
FB		 1938 break;
1939 case 4:
a4e7dd52 1940 stl_phys(addr, val);
02aab46a
FB		 1941 break;
1942 case 8:
1943 default:
a4e7dd52 1944 stq_phys(addr, val);
02aab46a
FB		 1945 break;
1946 }
0f8a249a
BS		 1947 }
1948 return;
db166940
BS		 1949 case 0x24: // Nucleus quad LDD 128 bit atomic
1950 case 0x2c: // Nucleus quad LDD 128 bit atomic LE
1951 // Only ldda allowed
1952 raise_exception(TT_ILL_INSN);
1953 return;
83469015
FB		 1954 case 0x04: // Nucleus
1955 case 0x0c: // Nucleus Little Endian (LE)
83469015 1956 case 0x11: // As if user secondary
83469015 1957 case 0x19: // As if user secondary LE
83469015 1958 case 0x4a: // UPA config
51996525 1959 case 0x81: // Secondary
83469015 1960 case 0x89: // Secondary LE
0f8a249a
BS		 1961 // XXX
1962 return;
3475187d 1963 case 0x45: // LSU
0f8a249a
BS		 1964 {
1965 uint64_t oldreg;
1966
1967 oldreg = env->lsu;
1a2fb1c0 1968 env->lsu = val & (DMMU_E | IMMU_E);
0f8a249a
BS		 1969 // Mappings generated during D/I MMU disabled mode are
1970 // invalid in normal mode
1971 if (oldreg != env->lsu) {
77f193da
BS		 1972 DPRINTF_MMU("LSU change: 0x%" PRIx64 " -> 0x%" PRIx64 "\n",
1973 oldreg, env->lsu);
83469015 1974#ifdef DEBUG_MMU
0f8a249a 1975 dump_mmu(env);
83469015 1976#endif
0f8a249a
BS		 1977 tlb_flush(env, 1);
1978 }
1979 return;
1980 }
3475187d 1981 case 0x50: // I-MMU regs
0f8a249a 1982 {
1a2fb1c0 1983 int reg = (addr >> 3) & 0xf;
0f8a249a 1984 uint64_t oldreg;
3b46e624 1985
0f8a249a 1986 oldreg = env->immuregs[reg];
3475187d
FB		 1987 switch(reg) {
1988 case 0: // RO
1989 case 4:
1990 return;
1991 case 1: // Not in I-MMU
1992 case 2:
1993 case 7:
1994 case 8:
1995 return;
1996 case 3: // SFSR
1a2fb1c0
BS		 1997 if ((val & 1) == 0)
1998 val = 0; // Clear SFSR
3475187d
FB		 1999 break;
2000 case 5: // TSB access
2001 case 6: // Tag access
2002 default:
2003 break;
2004 }
1a2fb1c0 2005 env->immuregs[reg] = val;
3475187d 2006 if (oldreg != env->immuregs[reg]) {
77f193da
BS		 2007 DPRINTF_MMU("mmu change reg[%d]: 0x%08" PRIx64 " -> 0x%08"
2008 PRIx64 "\n", reg, oldreg, env->immuregs[reg]);
3475187d 2009 }
952a328f 2010#ifdef DEBUG_MMU
0f8a249a 2011 dump_mmu(env);
3475187d 2012#endif
0f8a249a
BS		 2013 return;
2014 }
3475187d 2015 case 0x54: // I-MMU data in
0f8a249a
BS		 2016 {
2017 unsigned int i;
2018
2019 // Try finding an invalid entry
2020 for (i = 0; i < 64; i++) {
2021 if ((env->itlb_tte[i] & 0x8000000000000000ULL) == 0) {
2022 env->itlb_tag[i] = env->immuregs[6];
1a2fb1c0 2023 env->itlb_tte[i] = val;
0f8a249a
BS		 2024 return;
2025 }
2026 }
2027 // Try finding an unlocked entry
2028 for (i = 0; i < 64; i++) {
2029 if ((env->itlb_tte[i] & 0x40) == 0) {
2030 env->itlb_tag[i] = env->immuregs[6];
1a2fb1c0 2031 env->itlb_tte[i] = val;
0f8a249a
BS		 2032 return;
2033 }
2034 }
2035 // error state?
2036 return;
2037 }
3475187d 2038 case 0x55: // I-MMU data access
0f8a249a 2039 {
1a2fb1c0 2040 unsigned int i = (addr >> 3) & 0x3f;
3475187d 2041
0f8a249a 2042 env->itlb_tag[i] = env->immuregs[6];
1a2fb1c0 2043 env->itlb_tte[i] = val;
0f8a249a
BS		 2044 return;
2045 }
3475187d 2046 case 0x57: // I-MMU demap
0f8a249a
BS		 2047 // XXX
2048 return;
3475187d 2049 case 0x58: // D-MMU regs
0f8a249a 2050 {
1a2fb1c0 2051 int reg = (addr >> 3) & 0xf;
0f8a249a 2052 uint64_t oldreg;
3b46e624 2053
0f8a249a 2054 oldreg = env->dmmuregs[reg];
3475187d
FB		 2055 switch(reg) {
2056 case 0: // RO
2057 case 4:
2058 return;
2059 case 3: // SFSR
1a2fb1c0
BS		 2060 if ((val & 1) == 0) {
2061 val = 0; // Clear SFSR, Fault address
0f8a249a
BS		 2062 env->dmmuregs[4] = 0;
2063 }
1a2fb1c0 2064 env->dmmuregs[reg] = val;
3475187d
FB		 2065 break;
2066 case 1: // Primary context
2067 case 2: // Secondary context
2068 case 5: // TSB access
2069 case 6: // Tag access
2070 case 7: // Virtual Watchpoint
2071 case 8: // Physical Watchpoint
2072 default:
2073 break;
2074 }
1a2fb1c0 2075 env->dmmuregs[reg] = val;
3475187d 2076 if (oldreg != env->dmmuregs[reg]) {
77f193da
BS		 2077 DPRINTF_MMU("mmu change reg[%d]: 0x%08" PRIx64 " -> 0x%08"
2078 PRIx64 "\n", reg, oldreg, env->dmmuregs[reg]);
3475187d 2079 }
952a328f 2080#ifdef DEBUG_MMU
0f8a249a 2081 dump_mmu(env);
3475187d 2082#endif
0f8a249a
BS		 2083 return;
2084 }
3475187d 2085 case 0x5c: // D-MMU data in
0f8a249a
BS		 2086 {
2087 unsigned int i;
2088
2089 // Try finding an invalid entry
2090 for (i = 0; i < 64; i++) {
2091 if ((env->dtlb_tte[i] & 0x8000000000000000ULL) == 0) {
2092 env->dtlb_tag[i] = env->dmmuregs[6];
1a2fb1c0 2093 env->dtlb_tte[i] = val;
0f8a249a
BS		 2094 return;
2095 }
2096 }
2097 // Try finding an unlocked entry
2098 for (i = 0; i < 64; i++) {
2099 if ((env->dtlb_tte[i] & 0x40) == 0) {
2100 env->dtlb_tag[i] = env->dmmuregs[6];
1a2fb1c0 2101 env->dtlb_tte[i] = val;
0f8a249a
BS		 2102 return;
2103 }
2104 }
2105 // error state?
2106 return;
2107 }
3475187d 2108 case 0x5d: // D-MMU data access
0f8a249a 2109 {
1a2fb1c0 2110 unsigned int i = (addr >> 3) & 0x3f;
3475187d 2111
0f8a249a 2112 env->dtlb_tag[i] = env->dmmuregs[6];
1a2fb1c0 2113 env->dtlb_tte[i] = val;
0f8a249a
BS		 2114 return;
2115 }
3475187d 2116 case 0x5f: // D-MMU demap
83469015 2117 case 0x49: // Interrupt data receive
0f8a249a
BS		 2118 // XXX
2119 return;
f7350b47
BS		 2120 case 0x46: // D-cache data
2121 case 0x47: // D-cache tag access
a5a52cf2
BS		 2122 case 0x4b: // E-cache error enable
2123 case 0x4c: // E-cache asynchronous fault status
2124 case 0x4d: // E-cache asynchronous fault address
f7350b47
BS		 2125 case 0x4e: // E-cache tag data
2126 case 0x66: // I-cache instruction access
2127 case 0x67: // I-cache tag access
2128 case 0x6e: // I-cache predecode
2129 case 0x6f: // I-cache LRU etc.
2130 case 0x76: // E-cache tag
2131 case 0x7e: // E-cache tag
2132 return;
3475187d
FB		 2133 case 0x51: // I-MMU 8k TSB pointer, RO
2134 case 0x52: // I-MMU 64k TSB pointer, RO
2135 case 0x56: // I-MMU tag read, RO
2136 case 0x59: // D-MMU 8k TSB pointer, RO
2137 case 0x5a: // D-MMU 64k TSB pointer, RO
2138 case 0x5b: // D-MMU data pointer, RO
2139 case 0x5e: // D-MMU tag read, RO
83469015
FB		 2140 case 0x48: // Interrupt dispatch, RO
2141 case 0x7f: // Incoming interrupt vector, RO
2142 case 0x82: // Primary no-fault, RO
2143 case 0x83: // Secondary no-fault, RO
2144 case 0x8a: // Primary no-fault LE, RO
2145 case 0x8b: // Secondary no-fault LE, RO
3475187d 2146 default:
1a2fb1c0 2147 do_unassigned_access(addr, 1, 0, 1);
0f8a249a 2148 return;
3475187d
FB		 2149 }
2150}
81ad8ba2 2151#endif /* CONFIG_USER_ONLY */
3391c818 2152
db166940
BS		 2153void helper_ldda_asi(target_ulong addr, int asi, int rd)
2154{
db166940
BS		 2155 if ((asi < 0x80 && (env->pstate & PS_PRIV) == 0)
2156 || (asi >= 0x30 && asi < 0x80 && !(env->hpstate & HS_PRIV)))
2157 raise_exception(TT_PRIV_ACT);
2158
2159 switch (asi) {
2160 case 0x24: // Nucleus quad LDD 128 bit atomic
2161 case 0x2c: // Nucleus quad LDD 128 bit atomic LE
2162 helper_check_align(addr, 0xf);
2163 if (rd == 0) {
2164 env->gregs[1] = ldq_kernel(addr + 8);
2165 if (asi == 0x2c)
2166 bswap64s(&env->gregs[1]);
2167 } else if (rd < 8) {
2168 env->gregs[rd] = ldq_kernel(addr);
2169 env->gregs[rd + 1] = ldq_kernel(addr + 8);
2170 if (asi == 0x2c) {
2171 bswap64s(&env->gregs[rd]);
2172 bswap64s(&env->gregs[rd + 1]);
2173 }
2174 } else {
2175 env->regwptr[rd] = ldq_kernel(addr);
2176 env->regwptr[rd + 1] = ldq_kernel(addr + 8);
2177 if (asi == 0x2c) {
2178 bswap64s(&env->regwptr[rd]);
2179 bswap64s(&env->regwptr[rd + 1]);
2180 }
2181 }
2182 break;
2183 default:
2184 helper_check_align(addr, 0x3);
2185 if (rd == 0)
2186 env->gregs[1] = helper_ld_asi(addr + 4, asi, 4, 0);
2187 else if (rd < 8) {
2188 env->gregs[rd] = helper_ld_asi(addr, asi, 4, 0);
2189 env->gregs[rd + 1] = helper_ld_asi(addr + 4, asi, 4, 0);
2190 } else {
2191 env->regwptr[rd] = helper_ld_asi(addr, asi, 4, 0);
2192 env->regwptr[rd + 1] = helper_ld_asi(addr + 4, asi, 4, 0);
2193 }
2194 break;
2195 }
2196}
2197
1a2fb1c0 2198void helper_ldf_asi(target_ulong addr, int asi, int size, int rd)
3391c818 2199{
3391c818 2200 unsigned int i;
1a2fb1c0 2201 target_ulong val;
3391c818 2202
c2bc0e38 2203 helper_check_align(addr, 3);
3391c818
BS		 2204 switch (asi) {
2205 case 0xf0: // Block load primary
2206 case 0xf1: // Block load secondary
2207 case 0xf8: // Block load primary LE
2208 case 0xf9: // Block load secondary LE
51996525
BS		 2209 if (rd & 7) {
2210 raise_exception(TT_ILL_INSN);
2211 return;
2212 }
c2bc0e38 2213 helper_check_align(addr, 0x3f);
51996525 2214 for (i = 0; i < 16; i++) {
77f193da
BS		 2215 *(uint32_t *)&env->fpr[rd++] = helper_ld_asi(addr, asi & 0x8f, 4,
2216 0);
1a2fb1c0 2217 addr += 4;
3391c818 2218 }
3391c818
BS		 2219
2220 return;
2221 default:
2222 break;
2223 }
2224
1a2fb1c0 2225 val = helper_ld_asi(addr, asi, size, 0);
3391c818
BS		 2226 switch(size) {
2227 default:
2228 case 4:
1a2fb1c0 2229 *((uint32_t *)&FT0) = val;
3391c818
BS		 2230 break;
2231 case 8:
1a2fb1c0 2232 *((int64_t *)&DT0) = val;
3391c818 2233 break;
1f587329
BS		 2234 case 16:
2235 // XXX
2236 break;
3391c818 2237 }
3391c818
BS		 2238}
2239
1a2fb1c0 2240void helper_stf_asi(target_ulong addr, int asi, int size, int rd)
3391c818 2241{
3391c818 2242 unsigned int i;
1a2fb1c0 2243 target_ulong val = 0;
3391c818 2244
c2bc0e38 2245 helper_check_align(addr, 3);
3391c818
BS		 2246 switch (asi) {
2247 case 0xf0: // Block store primary
2248 case 0xf1: // Block store secondary
2249 case 0xf8: // Block store primary LE
2250 case 0xf9: // Block store secondary LE
51996525
BS		 2251 if (rd & 7) {
2252 raise_exception(TT_ILL_INSN);
2253 return;
2254 }
c2bc0e38 2255 helper_check_align(addr, 0x3f);
51996525 2256 for (i = 0; i < 16; i++) {
1a2fb1c0
BS		 2257 val = *(uint32_t *)&env->fpr[rd++];
2258 helper_st_asi(addr, val, asi & 0x8f, 4);
2259 addr += 4;
3391c818 2260 }
3391c818
BS		 2261
2262 return;
2263 default:
2264 break;
2265 }
2266
2267 switch(size) {
2268 default:
2269 case 4:
1a2fb1c0 2270 val = *((uint32_t *)&FT0);
3391c818
BS		 2271 break;
2272 case 8:
1a2fb1c0 2273 val = *((int64_t *)&DT0);
3391c818 2274 break;
1f587329
BS		 2275 case 16:
2276 // XXX
2277 break;
3391c818 2278 }
1a2fb1c0
BS		 2279 helper_st_asi(addr, val, asi, size);
2280}
2281
2282target_ulong helper_cas_asi(target_ulong addr, target_ulong val1,
2283 target_ulong val2, uint32_t asi)
2284{
2285 target_ulong ret;
2286
2287 val1 &= 0xffffffffUL;
2288 ret = helper_ld_asi(addr, asi, 4, 0);
2289 ret &= 0xffffffffUL;
2290 if (val1 == ret)
2291 helper_st_asi(addr, val2 & 0xffffffffUL, asi, 4);
2292 return ret;
3391c818
BS		 2293}
2294
1a2fb1c0
BS		 2295target_ulong helper_casx_asi(target_ulong addr, target_ulong val1,
2296 target_ulong val2, uint32_t asi)
2297{
2298 target_ulong ret;
2299
2300 ret = helper_ld_asi(addr, asi, 8, 0);
2301 if (val1 == ret)
2302 helper_st_asi(addr, val2, asi, 8);
2303 return ret;
2304}
81ad8ba2 2305#endif /* TARGET_SPARC64 */
3475187d
FB		 2306
2307#ifndef TARGET_SPARC64
1a2fb1c0 2308void helper_rett(void)
e8af50a3 2309{
af7bf89b
FB		 2310 unsigned int cwp;
2311
d4218d99
BS		 2312 if (env->psret == 1)
2313 raise_exception(TT_ILL_INSN);
2314
e8af50a3 2315 env->psret = 1;
1a14026e 2316 cwp = cpu_cwp_inc(env, env->cwp + 1) ;
e8af50a3
FB		 2317 if (env->wim & (1 << cwp)) {
2318 raise_exception(TT_WIN_UNF);
2319 }
2320 set_cwp(cwp);
2321 env->psrs = env->psrps;
2322}
3475187d 2323#endif
e8af50a3 2324
3b89f26c
BS		 2325target_ulong helper_udiv(target_ulong a, target_ulong b)
2326{
2327 uint64_t x0;
2328 uint32_t x1;
2329
2330 x0 = a | ((uint64_t) (env->y) << 32);
2331 x1 = b;
2332
2333 if (x1 == 0) {
2334 raise_exception(TT_DIV_ZERO);
2335 }
2336
2337 x0 = x0 / x1;
2338 if (x0 > 0xffffffff) {
2339 env->cc_src2 = 1;
2340 return 0xffffffff;
2341 } else {
2342 env->cc_src2 = 0;
2343 return x0;
2344 }
2345}
2346
2347target_ulong helper_sdiv(target_ulong a, target_ulong b)
2348{
2349 int64_t x0;
2350 int32_t x1;
2351
2352 x0 = a | ((int64_t) (env->y) << 32);
2353 x1 = b;
2354
2355 if (x1 == 0) {
2356 raise_exception(TT_DIV_ZERO);
2357 }
2358
2359 x0 = x0 / x1;
2360 if ((int32_t) x0 != x0) {
2361 env->cc_src2 = 1;
2362 return x0 < 0? 0x80000000: 0x7fffffff;
2363 } else {
2364 env->cc_src2 = 0;
2365 return x0;
2366 }
2367}
2368
1a2fb1c0
BS		 2369uint64_t helper_pack64(target_ulong high, target_ulong low)
2370{
2371 return ((uint64_t)high << 32) | (uint64_t)(low & 0xffffffff);
2372}
2373
7fa76c0b
BS		 2374void helper_stdf(target_ulong addr, int mem_idx)
2375{
c2bc0e38 2376 helper_check_align(addr, 7);
7fa76c0b
BS		 2377#if !defined(CONFIG_USER_ONLY)
2378 switch (mem_idx) {
2379 case 0:
c2bc0e38 2380 stfq_user(addr, DT0);
7fa76c0b
BS		 2381 break;
2382 case 1:
c2bc0e38 2383 stfq_kernel(addr, DT0);
7fa76c0b
BS		 2384 break;
2385#ifdef TARGET_SPARC64
2386 case 2:
c2bc0e38 2387 stfq_hypv(addr, DT0);
7fa76c0b
BS		 2388 break;
2389#endif
2390 default:
2391 break;
2392 }
2393#else
2cade6a3 2394 address_mask(env, &addr);
c2bc0e38 2395 stfq_raw(addr, DT0);
7fa76c0b
BS		 2396#endif
2397}
2398
2399void helper_lddf(target_ulong addr, int mem_idx)
2400{
c2bc0e38 2401 helper_check_align(addr, 7);
7fa76c0b
BS		 2402#if !defined(CONFIG_USER_ONLY)
2403 switch (mem_idx) {
2404 case 0:
c2bc0e38 2405 DT0 = ldfq_user(addr);
7fa76c0b
BS		 2406 break;
2407 case 1:
c2bc0e38 2408 DT0 = ldfq_kernel(addr);
7fa76c0b
BS		 2409 break;
2410#ifdef TARGET_SPARC64
2411 case 2:
c2bc0e38 2412 DT0 = ldfq_hypv(addr);
7fa76c0b
BS		 2413 break;
2414#endif
2415 default:
2416 break;
2417 }
2418#else
2cade6a3 2419 address_mask(env, &addr);
c2bc0e38 2420 DT0 = ldfq_raw(addr);
7fa76c0b
BS		 2421#endif
2422}
2423
64a88d5d 2424void helper_ldqf(target_ulong addr, int mem_idx)
7fa76c0b
BS		 2425{
2426 // XXX add 128 bit load
2427 CPU_QuadU u;
2428
c2bc0e38 2429 helper_check_align(addr, 7);
64a88d5d
BS		 2430#if !defined(CONFIG_USER_ONLY)
2431 switch (mem_idx) {
2432 case 0:
c2bc0e38
BS		 2433 u.ll.upper = ldq_user(addr);
2434 u.ll.lower = ldq_user(addr + 8);
64a88d5d
BS		 2435 QT0 = u.q;
2436 break;
2437 case 1:
c2bc0e38
BS		 2438 u.ll.upper = ldq_kernel(addr);
2439 u.ll.lower = ldq_kernel(addr + 8);
64a88d5d
BS		 2440 QT0 = u.q;
2441 break;
2442#ifdef TARGET_SPARC64
2443 case 2:
c2bc0e38
BS		 2444 u.ll.upper = ldq_hypv(addr);
2445 u.ll.lower = ldq_hypv(addr + 8);
64a88d5d
BS		 2446 QT0 = u.q;
2447 break;
2448#endif
2449 default:
2450 break;
2451 }
2452#else
2cade6a3 2453 address_mask(env, &addr);
c2bc0e38
BS		 2454 u.ll.upper = ldq_raw(addr);
2455 u.ll.lower = ldq_raw((addr + 8) & 0xffffffffULL);
7fa76c0b 2456 QT0 = u.q;
64a88d5d 2457#endif
7fa76c0b
BS		 2458}
2459
64a88d5d 2460void helper_stqf(target_ulong addr, int mem_idx)
7fa76c0b
BS		 2461{
2462 // XXX add 128 bit store
2463 CPU_QuadU u;
2464
c2bc0e38 2465 helper_check_align(addr, 7);
64a88d5d
BS		 2466#if !defined(CONFIG_USER_ONLY)
2467 switch (mem_idx) {
2468 case 0:
2469 u.q = QT0;
c2bc0e38
BS		 2470 stq_user(addr, u.ll.upper);
2471 stq_user(addr + 8, u.ll.lower);
64a88d5d
BS		 2472 break;
2473 case 1:
2474 u.q = QT0;
c2bc0e38
BS		 2475 stq_kernel(addr, u.ll.upper);
2476 stq_kernel(addr + 8, u.ll.lower);
64a88d5d
BS		 2477 break;
2478#ifdef TARGET_SPARC64
2479 case 2:
2480 u.q = QT0;
c2bc0e38
BS		 2481 stq_hypv(addr, u.ll.upper);
2482 stq_hypv(addr + 8, u.ll.lower);
64a88d5d
BS		 2483 break;
2484#endif
2485 default:
2486 break;
2487 }
2488#else
7fa76c0b 2489 u.q = QT0;
2cade6a3 2490 address_mask(env, &addr);
c2bc0e38
BS		 2491 stq_raw(addr, u.ll.upper);
2492 stq_raw((addr + 8) & 0xffffffffULL, u.ll.lower);
7fa76c0b 2493#endif
64a88d5d 2494}
7fa76c0b 2495
8d5f07fa 2496void helper_ldfsr(void)
e8af50a3 2497{
7a0e1f41 2498 int rnd_mode;
bb5529bb
BS		 2499
2500 PUT_FSR32(env, *((uint32_t *) &FT0));
e8af50a3
FB		 2501 switch (env->fsr & FSR_RD_MASK) {
2502 case FSR_RD_NEAREST:
7a0e1f41 2503 rnd_mode = float_round_nearest_even;
0f8a249a 2504 break;
ed910241 2505 default:
e8af50a3 2506 case FSR_RD_ZERO:
7a0e1f41 2507 rnd_mode = float_round_to_zero;
0f8a249a 2508 break;
e8af50a3 2509 case FSR_RD_POS:
7a0e1f41 2510 rnd_mode = float_round_up;
0f8a249a 2511 break;
e8af50a3 2512 case FSR_RD_NEG:
7a0e1f41 2513 rnd_mode = float_round_down;
0f8a249a 2514 break;
e8af50a3 2515 }
7a0e1f41 2516 set_float_rounding_mode(rnd_mode, &env->fp_status);
e8af50a3 2517}
e80cfcfc 2518
bb5529bb
BS		 2519void helper_stfsr(void)
2520{
2521 *((uint32_t *) &FT0) = GET_FSR32(env);
2522}
2523
2524void helper_debug(void)
e80cfcfc
FB		 2525{
2526 env->exception_index = EXCP_DEBUG;
2527 cpu_loop_exit();
2528}
af7bf89b 2529
3475187d 2530#ifndef TARGET_SPARC64
72a9747b
BS		 2531/* XXX: use another pointer for %iN registers to avoid slow wrapping
2532 handling ? */
2533void helper_save(void)
2534{
2535 uint32_t cwp;
2536
1a14026e 2537 cwp = cpu_cwp_dec(env, env->cwp - 1);
72a9747b
BS		 2538 if (env->wim & (1 << cwp)) {
2539 raise_exception(TT_WIN_OVF);
2540 }
2541 set_cwp(cwp);
2542}
2543
2544void helper_restore(void)
2545{
2546 uint32_t cwp;
2547
1a14026e 2548 cwp = cpu_cwp_inc(env, env->cwp + 1);
72a9747b
BS		 2549 if (env->wim & (1 << cwp)) {
2550 raise_exception(TT_WIN_UNF);
2551 }
2552 set_cwp(cwp);
2553}
2554
1a2fb1c0 2555void helper_wrpsr(target_ulong new_psr)
af7bf89b 2556{
1a14026e 2557 if ((new_psr & PSR_CWP) >= env->nwindows)
d4218d99
BS		 2558 raise_exception(TT_ILL_INSN);
2559 else
1a2fb1c0 2560 PUT_PSR(env, new_psr);
af7bf89b
FB		 2561}
2562
1a2fb1c0 2563target_ulong helper_rdpsr(void)
af7bf89b 2564{
1a2fb1c0 2565 return GET_PSR(env);
af7bf89b 2566}
3475187d
FB		 2567
2568#else
72a9747b
BS		 2569/* XXX: use another pointer for %iN registers to avoid slow wrapping
2570 handling ? */
2571void helper_save(void)
2572{
2573 uint32_t cwp;
2574
1a14026e 2575 cwp = cpu_cwp_dec(env, env->cwp - 1);
72a9747b
BS		 2576 if (env->cansave == 0) {
2577 raise_exception(TT_SPILL | (env->otherwin != 0 ?
2578 (TT_WOTHER | ((env->wstate & 0x38) >> 1)):
2579 ((env->wstate & 0x7) << 2)));
2580 } else {
2581 if (env->cleanwin - env->canrestore == 0) {
2582 // XXX Clean windows without trap
2583 raise_exception(TT_CLRWIN);
2584 } else {
2585 env->cansave--;
2586 env->canrestore++;
2587 set_cwp(cwp);
2588 }
2589 }
2590}
2591
2592void helper_restore(void)
2593{
2594 uint32_t cwp;
2595
1a14026e 2596 cwp = cpu_cwp_inc(env, env->cwp + 1);
72a9747b
BS		 2597 if (env->canrestore == 0) {
2598 raise_exception(TT_FILL | (env->otherwin != 0 ?
2599 (TT_WOTHER | ((env->wstate & 0x38) >> 1)):
2600 ((env->wstate & 0x7) << 2)));
2601 } else {
2602 env->cansave++;
2603 env->canrestore--;
2604 set_cwp(cwp);
2605 }
2606}
2607
2608void helper_flushw(void)
2609{
1a14026e 2610 if (env->cansave != env->nwindows - 2) {
72a9747b
BS		 2611 raise_exception(TT_SPILL | (env->otherwin != 0 ?
2612 (TT_WOTHER | ((env->wstate & 0x38) >> 1)):
2613 ((env->wstate & 0x7) << 2)));
2614 }
2615}
2616
2617void helper_saved(void)
2618{
2619 env->cansave++;
2620 if (env->otherwin == 0)
2621 env->canrestore--;
2622 else
2623 env->otherwin--;
2624}
2625
2626void helper_restored(void)
2627{
2628 env->canrestore++;
1a14026e 2629 if (env->cleanwin < env->nwindows - 1)
72a9747b
BS		 2630 env->cleanwin++;
2631 if (env->otherwin == 0)
2632 env->cansave--;
2633 else
2634 env->otherwin--;
2635}
2636
d35527d9
BS		 2637target_ulong helper_rdccr(void)
2638{
2639 return GET_CCR(env);
2640}
2641
2642void helper_wrccr(target_ulong new_ccr)
2643{
2644 PUT_CCR(env, new_ccr);
2645}
2646
2647// CWP handling is reversed in V9, but we still use the V8 register
2648// order.
2649target_ulong helper_rdcwp(void)
2650{
2651 return GET_CWP64(env);
2652}
2653
2654void helper_wrcwp(target_ulong new_cwp)
2655{
2656 PUT_CWP64(env, new_cwp);
2657}
3475187d 2658
1f5063fb
BS		 2659// This function uses non-native bit order
2660#define GET_FIELD(X, FROM, TO) \
2661 ((X) >> (63 - (TO)) & ((1ULL << ((TO) - (FROM) + 1)) - 1))
2662
2663// This function uses the order in the manuals, i.e. bit 0 is 2^0
2664#define GET_FIELD_SP(X, FROM, TO) \
2665 GET_FIELD(X, 63 - (TO), 63 - (FROM))
2666
2667target_ulong helper_array8(target_ulong pixel_addr, target_ulong cubesize)
2668{
2669 return (GET_FIELD_SP(pixel_addr, 60, 63) << (17 + 2 * cubesize)) |
2670 (GET_FIELD_SP(pixel_addr, 39, 39 + cubesize - 1) << (17 + cubesize)) |
2671 (GET_FIELD_SP(pixel_addr, 17 + cubesize - 1, 17) << 17) |
2672 (GET_FIELD_SP(pixel_addr, 56, 59) << 13) |
2673 (GET_FIELD_SP(pixel_addr, 35, 38) << 9) |
2674 (GET_FIELD_SP(pixel_addr, 13, 16) << 5) |
2675 (((pixel_addr >> 55) & 1) << 4) |
2676 (GET_FIELD_SP(pixel_addr, 33, 34) << 2) |
2677 GET_FIELD_SP(pixel_addr, 11, 12);
2678}
2679
2680target_ulong helper_alignaddr(target_ulong addr, target_ulong offset)
2681{
2682 uint64_t tmp;
2683
2684 tmp = addr + offset;
2685 env->gsr &= ~7ULL;
2686 env->gsr |= tmp & 7ULL;
2687 return tmp & ~7ULL;
2688}
2689
1a2fb1c0 2690target_ulong helper_popc(target_ulong val)
3475187d 2691{
1a2fb1c0 2692 return ctpop64(val);
3475187d 2693}
83469015
FB		 2694
2695static inline uint64_t *get_gregset(uint64_t pstate)
2696{
2697 switch (pstate) {
2698 default:
2699 case 0:
0f8a249a 2700 return env->bgregs;
83469015 2701 case PS_AG:
0f8a249a 2702 return env->agregs;
83469015 2703 case PS_MG:
0f8a249a 2704 return env->mgregs;
83469015 2705 case PS_IG:
0f8a249a 2706 return env->igregs;
83469015
FB		 2707 }
2708}
2709
f2bc7e7f 2710void change_pstate(uint64_t new_pstate)
83469015 2711{
8f1f22f6 2712 uint64_t pstate_regs, new_pstate_regs;
83469015
FB		 2713 uint64_t *src, *dst;
2714
83469015
FB		 2715 pstate_regs = env->pstate & 0xc01;
2716 new_pstate_regs = new_pstate & 0xc01;
2717 if (new_pstate_regs != pstate_regs) {
0f8a249a
BS		 2718 // Switch global register bank
2719 src = get_gregset(new_pstate_regs);
2720 dst = get_gregset(pstate_regs);
2721 memcpy32(dst, env->gregs);
2722 memcpy32(env->gregs, src);
83469015
FB		 2723 }
2724 env->pstate = new_pstate;
2725}
2726
1a2fb1c0 2727void helper_wrpstate(target_ulong new_state)
8f1f22f6 2728{
1a2fb1c0 2729 change_pstate(new_state & 0xf3f);
8f1f22f6
BS		 2730}
2731
1a2fb1c0 2732void helper_done(void)
83469015 2733{
375ee38b
BS		 2734 env->pc = env->tsptr->tpc;
2735 env->npc = env->tsptr->tnpc + 4;
2736 PUT_CCR(env, env->tsptr->tstate >> 32);
2737 env->asi = (env->tsptr->tstate >> 24) & 0xff;
2738 change_pstate((env->tsptr->tstate >> 8) & 0xf3f);
2739 PUT_CWP64(env, env->tsptr->tstate & 0xff);
e6bf7d70
BS		 2740 env->tl--;
2741 env->tsptr = &env->ts[env->tl];
83469015
FB		 2742}
2743
1a2fb1c0 2744void helper_retry(void)
83469015 2745{
375ee38b
BS		 2746 env->pc = env->tsptr->tpc;
2747 env->npc = env->tsptr->tnpc;
2748 PUT_CCR(env, env->tsptr->tstate >> 32);
2749 env->asi = (env->tsptr->tstate >> 24) & 0xff;
2750 change_pstate((env->tsptr->tstate >> 8) & 0xf3f);
2751 PUT_CWP64(env, env->tsptr->tstate & 0xff);
e6bf7d70
BS		 2752 env->tl--;
2753 env->tsptr = &env->ts[env->tl];
83469015 2754}
3475187d 2755#endif
ee5bbe38 2756
f2bc7e7f 2757void cpu_set_cwp(CPUState *env1, int new_cwp)
ee5bbe38
FB		 2758{
2759 /* put the modified wrap registers at their proper location */
9fac3a3a
BS		 2760 if (env1->cwp == env1->nwindows - 1)
2761 memcpy32(env1->regbase, env1->regbase + env1->nwindows * 16);
f2bc7e7f 2762 env1->cwp = new_cwp;
ee5bbe38 2763 /* put the wrap registers at their temporary location */
9fac3a3a
BS		 2764 if (new_cwp == env1->nwindows - 1)
2765 memcpy32(env1->regbase + env1->nwindows * 16, env1->regbase);
f2bc7e7f 2766 env1->regwptr = env1->regbase + (new_cwp * 16);
ee5bbe38
FB		 2767}
2768
f2bc7e7f 2769void set_cwp(int new_cwp)
ee5bbe38 2770{
f2bc7e7f 2771 cpu_set_cwp(env, new_cwp);
ee5bbe38
FB		 2772}
2773
f2bc7e7f 2774void helper_flush(target_ulong addr)
ee5bbe38 2775{
f2bc7e7f
BS		 2776 addr &= ~7;
2777 tb_invalidate_page_range(addr, addr + 8);
ee5bbe38 2778}
ee5bbe38 2779
5fafdf24 2780#if !defined(CONFIG_USER_ONLY)
ee5bbe38 2781
d2889a3e
BS		 2782static void do_unaligned_access(target_ulong addr, int is_write, int is_user,
2783 void *retaddr);
2784
ee5bbe38 2785#define MMUSUFFIX _mmu
d2889a3e 2786#define ALIGNED_ONLY
ee5bbe38
FB		 2787
2788#define SHIFT 0
2789#include "softmmu_template.h"
2790
2791#define SHIFT 1
2792#include "softmmu_template.h"
2793
2794#define SHIFT 2
2795#include "softmmu_template.h"
2796
2797#define SHIFT 3
2798#include "softmmu_template.h"
2799
c2bc0e38
BS		 2800/* XXX: make it generic ? */
2801static void cpu_restore_state2(void *retaddr)
2802{
2803 TranslationBlock *tb;
2804 unsigned long pc;
2805
2806 if (retaddr) {
2807 /* now we have a real cpu fault */
2808 pc = (unsigned long)retaddr;
2809 tb = tb_find_pc(pc);
2810 if (tb) {
2811 /* the PC is inside the translated code. It means that we have
2812 a virtual CPU fault */
2813 cpu_restore_state(tb, env, pc, (void *)(long)env->cond);
2814 }
2815 }
2816}
2817
d2889a3e
BS		 2818static void do_unaligned_access(target_ulong addr, int is_write, int is_user,
2819 void *retaddr)
2820{
94554550 2821#ifdef DEBUG_UNALIGNED
c2bc0e38
BS		 2822 printf("Unaligned access to 0x" TARGET_FMT_lx " from 0x" TARGET_FMT_lx
2823 "\n", addr, env->pc);
94554550 2824#endif
c2bc0e38 2825 cpu_restore_state2(retaddr);
94554550 2826 raise_exception(TT_UNALIGNED);
d2889a3e 2827}
ee5bbe38
FB		 2828
2829/* try to fill the TLB and return an exception if error. If retaddr is
2830 NULL, it means that the function was called in C code (i.e. not
2831 from generated code or from helper.c) */
2832/* XXX: fix it to restore all registers */
6ebbf390 2833void tlb_fill(target_ulong addr, int is_write, int mmu_idx, void *retaddr)
ee5bbe38 2834{
ee5bbe38 2835 int ret;
ee5bbe38
FB		 2836 CPUState *saved_env;
2837
2838 /* XXX: hack to restore env in all cases, even if not called from
2839 generated code */
2840 saved_env = env;
2841 env = cpu_single_env;
2842
6ebbf390 2843 ret = cpu_sparc_handle_mmu_fault(env, addr, is_write, mmu_idx, 1);
ee5bbe38 2844 if (ret) {
c2bc0e38 2845 cpu_restore_state2(retaddr);
ee5bbe38
FB		 2846 cpu_loop_exit();
2847 }
2848 env = saved_env;
2849}
2850
2851#endif
6c36d3fa
BS		 2852
2853#ifndef TARGET_SPARC64
5dcb6b91 2854void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec,
6c36d3fa
BS		 2855 int is_asi)
2856{
2857 CPUState *saved_env;
2858
2859 /* XXX: hack to restore env in all cases, even if not called from
2860 generated code */
2861 saved_env = env;
2862 env = cpu_single_env;
8543e2cf
BS		 2863#ifdef DEBUG_UNASSIGNED
2864 if (is_asi)
77f193da
BS		 2865 printf("Unassigned mem %s access to " TARGET_FMT_plx
2866 " asi 0x%02x from " TARGET_FMT_lx "\n",
8543e2cf
BS		 2867 is_exec ? "exec" : is_write ? "write" : "read", addr, is_asi,
2868 env->pc);
2869 else
2870 printf("Unassigned mem %s access to " TARGET_FMT_plx " from "
2871 TARGET_FMT_lx "\n",
2872 is_exec ? "exec" : is_write ? "write" : "read", addr, env->pc);
2873#endif
6c36d3fa 2874 if (env->mmuregs[3]) /* Fault status register */
0f8a249a 2875 env->mmuregs[3] = 1; /* overflow (not read before another fault) */
6c36d3fa
BS		 2876 if (is_asi)
2877 env->mmuregs[3] |= 1 << 16;
2878 if (env->psrs)
2879 env->mmuregs[3] |= 1 << 5;
2880 if (is_exec)
2881 env->mmuregs[3] |= 1 << 6;
2882 if (is_write)
2883 env->mmuregs[3] |= 1 << 7;
2884 env->mmuregs[3] |= (5 << 2) | 2;
2885 env->mmuregs[4] = addr; /* Fault address register */
2886 if ((env->mmuregs[0] & MMU_E) && !(env->mmuregs[0] & MMU_NF)) {
1b2e93c1
BS		 2887 if (is_exec)
2888 raise_exception(TT_CODE_ACCESS);
2889 else
2890 raise_exception(TT_DATA_ACCESS);
6c36d3fa
BS		 2891 }
2892 env = saved_env;
2893}
2894#else
5dcb6b91 2895void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec,
6c36d3fa
BS		 2896 int is_asi)
2897{
2898#ifdef DEBUG_UNASSIGNED
2899 CPUState *saved_env;
2900
2901 /* XXX: hack to restore env in all cases, even if not called from
2902 generated code */
2903 saved_env = env;
2904 env = cpu_single_env;
77f193da
BS		 2905 printf("Unassigned mem access to " TARGET_FMT_plx " from " TARGET_FMT_lx
2906 "\n", addr, env->pc);
6c36d3fa
BS		 2907 env = saved_env;
2908#endif
1b2e93c1
BS		 2909 if (is_exec)
2910 raise_exception(TT_CODE_ACCESS);
2911 else
2912 raise_exception(TT_DATA_ACCESS);
6c36d3fa
BS		 2913}
2914#endif
20c9f095 2915
Qemu copy for testing