]> git.proxmox.com Git - qemu.git/blame - tcg/ppc/tcg-target.c
projects / qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Fix a similar configure typo from microblaze.
[qemu.git] / tcg / ppc / tcg-target.c
CommitLineData
2662e13f
FB		 1/*
2 * Tiny Code Generator for QEMU
3 *
4 * Copyright (c) 2008 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24
25static uint8_t *tb_ret_addr;
26
f9bf2987 27#ifdef __APPLE__
bf6bca52 28#define LINKAGE_AREA_SIZE 24
2946898b 29#define LR_OFFSET 8
b29fe3ed 30#elif defined _AIX
31#define LINKAGE_AREA_SIZE 52
32#define LR_OFFSET 8
f9bf2987 33#else
34#define LINKAGE_AREA_SIZE 8
2946898b 35#define LR_OFFSET 4
f9bf2987 36#endif
37
2662e13f
FB		 38#define FAST_PATH
39#if TARGET_PHYS_ADDR_BITS <= 32
40#define ADDEND_OFFSET 0
41#else
42#define ADDEND_OFFSET 4
43#endif
44
f6548c0a 45#ifndef GUEST_BASE
46#define GUEST_BASE 0
47#endif
48
49#ifdef CONFIG_USE_GUEST_BASE
50#define TCG_GUEST_BASE_REG 30
51#else
52#define TCG_GUEST_BASE_REG 0
53#endif
54
d4a9eb1f 55#ifndef NDEBUG
2662e13f
FB		 56static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
57 "r0",
58 "r1",
59 "rp",
60 "r3",
61 "r4",
62 "r5",
63 "r6",
64 "r7",
65 "r8",
66 "r9",
67 "r10",
68 "r11",
69 "r12",
70 "r13",
71 "r14",
72 "r15",
73 "r16",
74 "r17",
75 "r18",
76 "r19",
77 "r20",
78 "r21",
79 "r22",
80 "r23",
81 "r24",
82 "r25",
83 "r26",
84 "r27",
85 "r28",
86 "r29",
87 "r30",
88 "r31"
89};
d4a9eb1f 90#endif
2662e13f
FB		 91
92static const int tcg_target_reg_alloc_order[] = {
a35e86c5 93 TCG_REG_R14,
94 TCG_REG_R15,
95 TCG_REG_R16,
96 TCG_REG_R17,
97 TCG_REG_R18,
98 TCG_REG_R19,
99 TCG_REG_R20,
100 TCG_REG_R21,
101 TCG_REG_R22,
102 TCG_REG_R23,
103 TCG_REG_R28,
104 TCG_REG_R29,
105 TCG_REG_R30,
106 TCG_REG_R31,
f9bf2987 107#ifdef __APPLE__
108 TCG_REG_R2,
109#endif
2662e13f
FB		 110 TCG_REG_R3,
111 TCG_REG_R4,
112 TCG_REG_R5,
113 TCG_REG_R6,
114 TCG_REG_R7,
115 TCG_REG_R8,
116 TCG_REG_R9,
117 TCG_REG_R10,
f9bf2987 118#ifndef __APPLE__
2662e13f 119 TCG_REG_R11,
f9bf2987 120#endif
2662e13f 121 TCG_REG_R12,
5db3ee79 122#ifndef __linux__
2662e13f 123 TCG_REG_R13,
5db3ee79 124#endif
2662e13f
FB		 125 TCG_REG_R24,
126 TCG_REG_R25,
127 TCG_REG_R26,
a35e86c5 128 TCG_REG_R27
2662e13f
FB		 129};
130
131static const int tcg_target_call_iarg_regs[] = {
132 TCG_REG_R3,
133 TCG_REG_R4,
134 TCG_REG_R5,
135 TCG_REG_R6,
136 TCG_REG_R7,
137 TCG_REG_R8,
138 TCG_REG_R9,
139 TCG_REG_R10
140};
141
142static const int tcg_target_call_oarg_regs[2] = {
143 TCG_REG_R3,
144 TCG_REG_R4
145};
146
147static const int tcg_target_callee_save_regs[] = {
f9bf2987 148#ifdef __APPLE__
149 TCG_REG_R11,
150 TCG_REG_R13,
b29fe3ed 151#endif
152#ifdef _AIX
153 TCG_REG_R13,
f9bf2987 154#endif
2662e13f
FB		 155 TCG_REG_R14,
156 TCG_REG_R15,
157 TCG_REG_R16,
158 TCG_REG_R17,
159 TCG_REG_R18,
160 TCG_REG_R19,
161 TCG_REG_R20,
162 TCG_REG_R21,
163 TCG_REG_R22,
164 TCG_REG_R23,
eb2eb1dc 165 TCG_REG_R24,
166 TCG_REG_R25,
167 TCG_REG_R26,
168 /* TCG_REG_R27, */ /* currently used for the global env, so no
169 need to save */
2662e13f
FB		 170 TCG_REG_R28,
171 TCG_REG_R29,
172 TCG_REG_R30,
173 TCG_REG_R31
174};
175
176static uint32_t reloc_pc24_val (void *pc, tcg_target_long target)
177{
932a6909
FB		 178 tcg_target_long disp;
179
180 disp = target - (tcg_target_long) pc;
181 if ((disp << 6) >> 6 != disp)
182 tcg_abort ();
183
184 return disp & 0x3fffffc;
2662e13f
FB		 185}
186
187static void reloc_pc24 (void *pc, tcg_target_long target)
188{
189 *(uint32_t *) pc = (*(uint32_t *) pc & ~0x3fffffc)
190 | reloc_pc24_val (pc, target);
191}
192
193static uint16_t reloc_pc14_val (void *pc, tcg_target_long target)
194{
932a6909
FB		 195 tcg_target_long disp;
196
197 disp = target - (tcg_target_long) pc;
198 if (disp != (int16_t) disp)
199 tcg_abort ();
200
201 return disp & 0xfffc;
2662e13f
FB		 202}
203
204static void reloc_pc14 (void *pc, tcg_target_long target)
205{
206 *(uint32_t *) pc = (*(uint32_t *) pc & ~0xfffc)
207 | reloc_pc14_val (pc, target);
208}
209
210static void patch_reloc(uint8_t *code_ptr, int type,
211 tcg_target_long value, tcg_target_long addend)
212{
213 value += addend;
214 switch (type) {
215 case R_PPC_REL14:
216 reloc_pc14 (code_ptr, value);
217 break;
218 case R_PPC_REL24:
219 reloc_pc24 (code_ptr, value);
220 break;
221 default:
222 tcg_abort();
223 }
224}
225
226/* maximum number of register used for input function arguments */
227static int tcg_target_get_call_iarg_regs_count(int flags)
228{
b1503cda 229 return ARRAY_SIZE (tcg_target_call_iarg_regs);
2662e13f
FB		 230}
231
232/* parse target specific constraints */
233static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
234{
235 const char *ct_str;
236
237 ct_str = *pct_str;
238 switch (ct_str[0]) {
398ce98e 239 case 'A': case 'B': case 'C': case 'D':
240 ct->ct |= TCG_CT_REG;
241 tcg_regset_set_reg(ct->u.regs, 3 + ct_str[0] - 'A');
242 break;
2662e13f
FB		 243 case 'r':
244 ct->ct |= TCG_CT_REG;
245 tcg_regset_set32(ct->u.regs, 0, 0xffffffff);
246 break;
70fa887c 247#ifdef CONFIG_SOFTMMU
2662e13f
FB		 248 case 'L': /* qemu_ld constraint */
249 ct->ct |= TCG_CT_REG;
250 tcg_regset_set32(ct->u.regs, 0, 0xffffffff);
251 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R3);
252 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R4);
253 break;
254 case 'K': /* qemu_st[8..32] constraint */
255 ct->ct |= TCG_CT_REG;
256 tcg_regset_set32(ct->u.regs, 0, 0xffffffff);
257 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R3);
258 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R4);
259 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R5);
260#if TARGET_LONG_BITS == 64
261 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R6);
262#endif
263 break;
264 case 'M': /* qemu_st64 constraint */
265 ct->ct |= TCG_CT_REG;
266 tcg_regset_set32(ct->u.regs, 0, 0xffffffff);
267 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R3);
268 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R4);
269 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R5);
270 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R6);
271 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R7);
272 break;
70fa887c 273#else
274 case 'L':
275 case 'K':
276 ct->ct |= TCG_CT_REG;
277 tcg_regset_set32(ct->u.regs, 0, 0xffffffff);
278 break;
279 case 'M':
280 ct->ct |= TCG_CT_REG;
281 tcg_regset_set32(ct->u.regs, 0, 0xffffffff);
282 tcg_regset_reset_reg(ct->u.regs, TCG_REG_R3);
283 break;
284#endif
2662e13f
FB		 285 default:
286 return -1;
287 }
288 ct_str++;
289 *pct_str = ct_str;
290 return 0;
291}
292
293/* test if a constant matches the constraint */
294static int tcg_target_const_match(tcg_target_long val,
295 const TCGArgConstraint *arg_ct)
296{
297 int ct;
298
299 ct = arg_ct->ct;
300 if (ct & TCG_CT_CONST)
301 return 1;
2662e13f
FB		 302 return 0;
303}
304
305#define OPCD(opc) ((opc)<<26)
306#define XO31(opc) (OPCD(31)|((opc)<<1))
307#define XO19(opc) (OPCD(19)|((opc)<<1))
308
309#define B OPCD(18)
310#define BC OPCD(16)
311#define LBZ OPCD(34)
312#define LHZ OPCD(40)
313#define LHA OPCD(42)
314#define LWZ OPCD(32)
315#define STB OPCD(38)
316#define STH OPCD(44)
317#define STW OPCD(36)
318
319#define ADDI OPCD(14)
320#define ADDIS OPCD(15)
321#define ORI OPCD(24)
322#define ORIS OPCD(25)
323#define XORI OPCD(26)
324#define XORIS OPCD(27)
325#define ANDI OPCD(28)
326#define ANDIS OPCD(29)
327#define MULLI OPCD( 7)
328#define CMPLI OPCD(10)
329#define CMPI OPCD(11)
330
331#define LWZU OPCD(33)
332#define STWU OPCD(37)
333
334#define RLWINM OPCD(21)
335
c596defd 336#define BCLR XO19( 16)
2662e13f
FB		 337#define BCCTR XO19(528)
338#define CRAND XO19(257)
c596defd 339#define CRANDC XO19(129)
340#define CRNAND XO19(225)
341#define CROR XO19(449)
2662e13f
FB		 342
343#define EXTSB XO31(954)
344#define EXTSH XO31(922)
345#define ADD XO31(266)
346#define ADDE XO31(138)
347#define ADDC XO31( 10)
348#define AND XO31( 28)
349#define SUBF XO31( 40)
350#define SUBFC XO31( 8)
351#define SUBFE XO31(136)
352#define OR XO31(444)
353#define XOR XO31(316)
354#define MULLW XO31(235)
355#define MULHWU XO31( 11)
356#define DIVW XO31(491)
357#define DIVWU XO31(459)
358#define CMP XO31( 0)
359#define CMPL XO31( 32)
360#define LHBRX XO31(790)
361#define LWBRX XO31(534)
362#define STHBRX XO31(918)
363#define STWBRX XO31(662)
364#define MFSPR XO31(339)
365#define MTSPR XO31(467)
366#define SRAWI XO31(824)
367#define NEG XO31(104)
368
369#define LBZX XO31( 87)
4f4a67ae 370#define LHZX XO31(279)
2662e13f
FB		 371#define LHAX XO31(343)
372#define LWZX XO31( 23)
373#define STBX XO31(215)
374#define STHX XO31(407)
375#define STWX XO31(151)
376
377#define SPR(a,b) ((((a)<<5)|(b))<<11)
378#define LR SPR(8, 0)
379#define CTR SPR(9, 0)
380
381#define SLW XO31( 24)
382#define SRW XO31(536)
383#define SRAW XO31(792)
384
2662e13f
FB		 385#define TW XO31(4)
386#define TRAP (TW | TO (31))
387
388#define RT(r) ((r)<<21)
389#define RS(r) ((r)<<21)
390#define RA(r) ((r)<<16)
391#define RB(r) ((r)<<11)
392#define TO(t) ((t)<<21)
393#define SH(s) ((s)<<11)
394#define MB(b) ((b)<<6)
395#define ME(e) ((e)<<1)
396#define BO(o) ((o)<<21)
397
398#define LK 1
399
400#define TAB(t,a,b) (RT(t) | RA(a) | RB(b))
401#define SAB(s,a,b) (RS(s) | RA(a) | RB(b))
402
403#define BF(n) ((n)<<23)
404#define BI(n, c) (((c)+((n)*4))<<16)
405#define BT(n, c) (((c)+((n)*4))<<21)
406#define BA(n, c) (((c)+((n)*4))<<16)
407#define BB(n, c) (((c)+((n)*4))<<11)
408
409#define BO_COND_TRUE BO (12)
410#define BO_COND_FALSE BO (4)
411#define BO_ALWAYS BO (20)
412
413enum {
414 CR_LT,
415 CR_GT,
416 CR_EQ,
417 CR_SO
418};
419
420static const uint32_t tcg_to_bc[10] = {
421 [TCG_COND_EQ] = BC | BI (7, CR_EQ) | BO_COND_TRUE,
422 [TCG_COND_NE] = BC | BI (7, CR_EQ) | BO_COND_FALSE,
423 [TCG_COND_LT] = BC | BI (7, CR_LT) | BO_COND_TRUE,
424 [TCG_COND_GE] = BC | BI (7, CR_LT) | BO_COND_FALSE,
425 [TCG_COND_LE] = BC | BI (7, CR_GT) | BO_COND_FALSE,
426 [TCG_COND_GT] = BC | BI (7, CR_GT) | BO_COND_TRUE,
427 [TCG_COND_LTU] = BC | BI (7, CR_LT) | BO_COND_TRUE,
428 [TCG_COND_GEU] = BC | BI (7, CR_LT) | BO_COND_FALSE,
429 [TCG_COND_LEU] = BC | BI (7, CR_GT) | BO_COND_FALSE,
430 [TCG_COND_GTU] = BC | BI (7, CR_GT) | BO_COND_TRUE,
431};
432
433static void tcg_out_mov(TCGContext *s, int ret, int arg)
434{
435 tcg_out32 (s, OR | SAB (arg, ret, arg));
436}
437
438static void tcg_out_movi(TCGContext *s, TCGType type,
439 int ret, tcg_target_long arg)
440{
441 if (arg == (int16_t) arg)
442 tcg_out32 (s, ADDI | RT (ret) | RA (0) | (arg & 0xffff));
443 else {
444 tcg_out32 (s, ADDIS | RT (ret) | RA (0) | ((arg >> 16) & 0xffff));
445 if (arg & 0xffff)
0a878c47 446 tcg_out32 (s, ORI | RS (ret) | RA (ret) | (arg & 0xffff));
2662e13f
FB		 447 }
448}
449
450static void tcg_out_ldst (TCGContext *s, int ret, int addr,
451 int offset, int op1, int op2)
452{
453 if (offset == (int16_t) offset)
454 tcg_out32 (s, op1 | RT (ret) | RA (addr) | (offset & 0xffff));
455 else {
456 tcg_out_movi (s, TCG_TYPE_I32, 0, offset);
457 tcg_out32 (s, op2 | RT (ret) | RA (addr) | RB (0));
458 }
459}
460
932a6909
FB		 461static void tcg_out_b (TCGContext *s, int mask, tcg_target_long target)
462{
463 tcg_target_long disp;
464
465 disp = target - (tcg_target_long) s->code_ptr;
466 if ((disp << 6) >> 6 == disp)
8c5e95d8 467 tcg_out32 (s, B | (disp & 0x3fffffc) | mask);
932a6909
FB		 468 else {
469 tcg_out_movi (s, TCG_TYPE_I32, 0, (tcg_target_long) target);
470 tcg_out32 (s, MTSPR | RS (0) | CTR);
471 tcg_out32 (s, BCCTR | BO_ALWAYS | mask);
472 }
473}
474
b29fe3ed 475#ifdef _AIX
476static void tcg_out_call (TCGContext *s, tcg_target_long arg, int const_arg)
477{
478 int reg;
479
480 if (const_arg) {
481 reg = 2;
482 tcg_out_movi (s, TCG_TYPE_I32, reg, arg);
483 }
484 else reg = arg;
485
486 tcg_out32 (s, LWZ | RT (0) | RA (reg));
487 tcg_out32 (s, MTSPR | RA (0) | CTR);
488 tcg_out32 (s, LWZ | RT (2) | RA (reg) | 4);
489 tcg_out32 (s, BCCTR | BO_ALWAYS | LK);
490}
491#endif
492
2662e13f 493#if defined(CONFIG_SOFTMMU)
79383c9c
BS		 494
495#include "../../softmmu_defs.h"
2662e13f
FB		 496
497static void *qemu_ld_helpers[4] = {
498 __ldb_mmu,
499 __ldw_mmu,
500 __ldl_mmu,
501 __ldq_mmu,
502};
503
504static void *qemu_st_helpers[4] = {
505 __stb_mmu,
506 __stw_mmu,
507 __stl_mmu,
508 __stq_mmu,
509};
510#endif
511
512static void tcg_out_qemu_ld (TCGContext *s, const TCGArg *args, int opc)
513{
f6548c0a 514 int addr_reg, data_reg, data_reg2, r0, r1, rbase, mem_index, s_bits, bswap;
2662e13f 515#ifdef CONFIG_SOFTMMU
f8edcbaa 516 int r2;
2662e13f
FB		 517 void *label1_ptr, *label2_ptr;
518#endif
519#if TARGET_LONG_BITS == 64
520 int addr_reg2;
521#endif
522
523 data_reg = *args++;
524 if (opc == 3)
525 data_reg2 = *args++;
526 else
527 data_reg2 = 0;
528 addr_reg = *args++;
529#if TARGET_LONG_BITS == 64
530 addr_reg2 = *args++;
531#endif
532 mem_index = *args;
533 s_bits = opc & 3;
534
535#ifdef CONFIG_SOFTMMU
536 r0 = 3;
537 r1 = 4;
538 r2 = 0;
f6548c0a 539 rbase = 0;
2662e13f
FB		 540
541 tcg_out32 (s, (RLWINM
542 | RA (r0)
543 | RS (addr_reg)
544 | SH (32 - (TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS))
545 | MB (32 - (CPU_TLB_BITS + CPU_TLB_ENTRY_BITS))
546 | ME (31 - CPU_TLB_ENTRY_BITS)
547 )
548 );
549 tcg_out32 (s, ADD | RT (r0) | RA (r0) | RB (TCG_AREG0));
550 tcg_out32 (s, (LWZU
551 | RT (r1)
552 | RA (r0)
553 | offsetof (CPUState, tlb_table[mem_index][0].addr_read)
554 )
555 );
556 tcg_out32 (s, (RLWINM
557 | RA (r2)
558 | RS (addr_reg)
559 | SH (0)
560 | MB ((32 - s_bits) & 31)
561 | ME (31 - TARGET_PAGE_BITS)
562 )
563 );
564
565 tcg_out32 (s, CMP | BF (7) | RA (r2) | RB (r1));
566#if TARGET_LONG_BITS == 64
567 tcg_out32 (s, LWZ | RT (r1) | RA (r0) | 4);
568 tcg_out32 (s, CMP | BF (6) | RA (addr_reg2) | RB (r1));
569 tcg_out32 (s, CRAND | BT (7, CR_EQ) | BA (6, CR_EQ) | BB (7, CR_EQ));
570#endif
571
572 label1_ptr = s->code_ptr;
573#ifdef FAST_PATH
574 tcg_out32 (s, BC | BI (7, CR_EQ) | BO_COND_TRUE);
575#endif
576
577 /* slow path */
578#if TARGET_LONG_BITS == 32
579 tcg_out_mov (s, 3, addr_reg);
580 tcg_out_movi (s, TCG_TYPE_I32, 4, mem_index);
581#else
582 tcg_out_mov (s, 3, addr_reg2);
583 tcg_out_mov (s, 4, addr_reg);
584 tcg_out_movi (s, TCG_TYPE_I32, 5, mem_index);
585#endif
586
b29fe3ed 587#ifdef _AIX
588 tcg_out_call (s, (tcg_target_long) qemu_ld_helpers[s_bits], 1);
589#else
932a6909 590 tcg_out_b (s, LK, (tcg_target_long) qemu_ld_helpers[s_bits]);
b29fe3ed 591#endif
2662e13f
FB		 592 switch (opc) {
593 case 0|4:
594 tcg_out32 (s, EXTSB | RA (data_reg) | RS (3));
595 break;
596 case 1|4:
597 tcg_out32 (s, EXTSH | RA (data_reg) | RS (3));
598 break;
599 case 0:
600 case 1:
601 case 2:
602 if (data_reg != 3)
603 tcg_out_mov (s, data_reg, 3);
604 break;
605 case 3:
606 if (data_reg == 3) {
607 if (data_reg2 == 4) {
608 tcg_out_mov (s, 0, 4);
609 tcg_out_mov (s, 4, 3);
610 tcg_out_mov (s, 3, 0);
611 }
612 else {
613 tcg_out_mov (s, data_reg2, 3);
614 tcg_out_mov (s, 3, 4);
615 }
616 }
617 else {
618 if (data_reg != 4) tcg_out_mov (s, data_reg, 4);
619 if (data_reg2 != 3) tcg_out_mov (s, data_reg2, 3);
620 }
621 break;
622 }
623 label2_ptr = s->code_ptr;
624 tcg_out32 (s, B);
625
626 /* label1: fast path */
627#ifdef FAST_PATH
628 reloc_pc14 (label1_ptr, (tcg_target_long) s->code_ptr);
629#endif
630
631 /* r0 now contains &env->tlb_table[mem_index][index].addr_read */
632 tcg_out32 (s, (LWZ
633 | RT (r0)
634 | RA (r0)
635 | (ADDEND_OFFSET + offsetof (CPUTLBEntry, addend)
636 - offsetof (CPUTLBEntry, addr_read))
637 ));
638 /* r0 = env->tlb_table[mem_index][index].addend */
639 tcg_out32 (s, ADD | RT (r0) | RA (r0) | RB (addr_reg));
640 /* r0 = env->tlb_table[mem_index][index].addend + addr */
641
642#else /* !CONFIG_SOFTMMU */
643 r0 = addr_reg;
f8edcbaa 644 r1 = 3;
f6548c0a 645 rbase = GUEST_BASE ? TCG_GUEST_BASE_REG : 0;
2662e13f
FB		 646#endif
647
648#ifdef TARGET_WORDS_BIGENDIAN
649 bswap = 0;
650#else
651 bswap = 1;
652#endif
f6548c0a 653
2662e13f
FB		 654 switch (opc) {
655 default:
656 case 0:
f6548c0a 657 tcg_out32 (s, LBZX | TAB (data_reg, rbase, r0));
2662e13f
FB		 658 break;
659 case 0|4:
f6548c0a 660 tcg_out32 (s, LBZX | TAB (data_reg, rbase, r0));
2662e13f
FB		 661 tcg_out32 (s, EXTSB | RA (data_reg) | RS (data_reg));
662 break;
663 case 1:
f6548c0a 664 if (bswap)
665 tcg_out32 (s, LHBRX | TAB (data_reg, rbase, r0));
666 else
667 tcg_out32 (s, LHZX | TAB (data_reg, rbase, r0));
2662e13f
FB		 668 break;
669 case 1|4:
670 if (bswap) {
f6548c0a 671 tcg_out32 (s, LHBRX | TAB (data_reg, rbase, r0));
2662e13f
FB		 672 tcg_out32 (s, EXTSH | RA (data_reg) | RS (data_reg));
673 }
f6548c0a 674 else tcg_out32 (s, LHAX | TAB (data_reg, rbase, r0));
2662e13f
FB		 675 break;
676 case 2:
f6548c0a 677 if (bswap)
678 tcg_out32 (s, LWBRX | TAB (data_reg, rbase, r0));
679 else
680 tcg_out32 (s, LWZX | TAB (data_reg, rbase, r0));
2662e13f
FB		 681 break;
682 case 3:
683 if (bswap) {
f6548c0a 684 tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
685 tcg_out32 (s, LWBRX | TAB (data_reg, rbase, r0));
686 tcg_out32 (s, LWBRX | TAB (data_reg2, rbase, r1));
2662e13f
FB		 687 }
688 else {
f6548c0a 689#ifdef CONFIG_USE_GUEST_BASE
690 tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
691 tcg_out32 (s, LWZX | TAB (data_reg2, rbase, r0));
692 tcg_out32 (s, LWZX | TAB (data_reg, rbase, r1));
693#else
2662e13f
FB		 694 if (r0 == data_reg2) {
695 tcg_out32 (s, LWZ | RT (0) | RA (r0));
696 tcg_out32 (s, LWZ | RT (data_reg) | RA (r0) | 4);
697 tcg_out_mov (s, data_reg2, 0);
698 }
699 else {
700 tcg_out32 (s, LWZ | RT (data_reg2) | RA (r0));
701 tcg_out32 (s, LWZ | RT (data_reg) | RA (r0) | 4);
702 }
f6548c0a 703#endif
2662e13f
FB		 704 }
705 break;
706 }
707
708#ifdef CONFIG_SOFTMMU
709 reloc_pc24 (label2_ptr, (tcg_target_long) s->code_ptr);
710#endif
711}
712
713static void tcg_out_qemu_st (TCGContext *s, const TCGArg *args, int opc)
714{
f6548c0a 715 int addr_reg, r0, r1, data_reg, data_reg2, mem_index, bswap, rbase;
2662e13f
FB		 716#ifdef CONFIG_SOFTMMU
717 int r2, ir;
718 void *label1_ptr, *label2_ptr;
719#endif
720#if TARGET_LONG_BITS == 64
721 int addr_reg2;
722#endif
723
724 data_reg = *args++;
725 if (opc == 3)
726 data_reg2 = *args++;
727 else
728 data_reg2 = 0;
729 addr_reg = *args++;
730#if TARGET_LONG_BITS == 64
731 addr_reg2 = *args++;
732#endif
733 mem_index = *args;
734
735#ifdef CONFIG_SOFTMMU
736 r0 = 3;
737 r1 = 4;
738 r2 = 0;
f6548c0a 739 rbase = 0;
2662e13f
FB		 740
741 tcg_out32 (s, (RLWINM
742 | RA (r0)
743 | RS (addr_reg)
744 | SH (32 - (TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS))
745 | MB (32 - (CPU_TLB_ENTRY_BITS + CPU_TLB_BITS))
746 | ME (31 - CPU_TLB_ENTRY_BITS)
747 )
748 );
749 tcg_out32 (s, ADD | RT (r0) | RA (r0) | RB (TCG_AREG0));
750 tcg_out32 (s, (LWZU
751 | RT (r1)
752 | RA (r0)
753 | offsetof (CPUState, tlb_table[mem_index][0].addr_write)
754 )
755 );
756 tcg_out32 (s, (RLWINM
757 | RA (r2)
758 | RS (addr_reg)
759 | SH (0)
760 | MB ((32 - opc) & 31)
761 | ME (31 - TARGET_PAGE_BITS)
762 )
763 );
764
765 tcg_out32 (s, CMP | (7 << 23) | RA (r2) | RB (r1));
766#if TARGET_LONG_BITS == 64
767 tcg_out32 (s, LWZ | RT (r1) | RA (r0) | 4);
768 tcg_out32 (s, CMP | BF (6) | RA (addr_reg2) | RB (r1));
769 tcg_out32 (s, CRAND | BT (7, CR_EQ) | BA (6, CR_EQ) | BB (7, CR_EQ));
770#endif
771
772 label1_ptr = s->code_ptr;
773#ifdef FAST_PATH
774 tcg_out32 (s, BC | BI (7, CR_EQ) | BO_COND_TRUE);
775#endif
776
777 /* slow path */
778#if TARGET_LONG_BITS == 32
779 tcg_out_mov (s, 3, addr_reg);
780 ir = 4;
781#else
782 tcg_out_mov (s, 3, addr_reg2);
783 tcg_out_mov (s, 4, addr_reg);
f9bf2987 784#ifdef TCG_TARGET_CALL_ALIGN_ARGS
2662e13f 785 ir = 5;
f9bf2987 786#else
787 ir = 4;
788#endif
2662e13f
FB		 789#endif
790
791 switch (opc) {
792 case 0:
793 tcg_out32 (s, (RLWINM
794 | RA (ir)
795 | RS (data_reg)
796 | SH (0)
797 | MB (24)
798 | ME (31)));
799 break;
800 case 1:
801 tcg_out32 (s, (RLWINM
802 | RA (ir)
803 | RS (data_reg)
804 | SH (0)
805 | MB (16)
806 | ME (31)));
807 break;
808 case 2:
809 tcg_out_mov (s, ir, data_reg);
810 break;
811 case 3:
f9bf2987 812#ifdef TCG_TARGET_CALL_ALIGN_ARGS
813 ir = 5;
814#endif
815 tcg_out_mov (s, ir++, data_reg2);
816 tcg_out_mov (s, ir, data_reg);
2662e13f
FB		 817 break;
818 }
819 ir++;
820
821 tcg_out_movi (s, TCG_TYPE_I32, ir, mem_index);
b29fe3ed 822#ifdef _AIX
823 tcg_out_call (s, (tcg_target_long) qemu_st_helpers[opc], 1);
824#else
932a6909 825 tcg_out_b (s, LK, (tcg_target_long) qemu_st_helpers[opc]);
b29fe3ed 826#endif
2662e13f
FB		 827 label2_ptr = s->code_ptr;
828 tcg_out32 (s, B);
829
830 /* label1: fast path */
831#ifdef FAST_PATH
832 reloc_pc14 (label1_ptr, (tcg_target_long) s->code_ptr);
833#endif
834
835 tcg_out32 (s, (LWZ
836 | RT (r0)
837 | RA (r0)
838 | (ADDEND_OFFSET + offsetof (CPUTLBEntry, addend)
839 - offsetof (CPUTLBEntry, addr_write))
840 ));
841 /* r0 = env->tlb_table[mem_index][index].addend */
842 tcg_out32 (s, ADD | RT (r0) | RA (r0) | RB (addr_reg));
843 /* r0 = env->tlb_table[mem_index][index].addend + addr */
844
845#else /* !CONFIG_SOFTMMU */
2662e13f 846 r0 = addr_reg;
f6548c0a 847 r1 = 3;
848 rbase = GUEST_BASE ? rbase : 0;
2662e13f
FB		 849#endif
850
851#ifdef TARGET_WORDS_BIGENDIAN
852 bswap = 0;
853#else
854 bswap = 1;
855#endif
856 switch (opc) {
857 case 0:
f6548c0a 858 tcg_out32 (s, STBX | SAB (data_reg, rbase, r0));
2662e13f
FB		 859 break;
860 case 1:
f6548c0a 861 if (bswap)
862 tcg_out32 (s, STHBRX | SAB (data_reg, rbase, r0));
863 else
864 tcg_out32 (s, STHX | SAB (data_reg, rbase, r0));
2662e13f
FB		 865 break;
866 case 2:
f6548c0a 867 if (bswap)
868 tcg_out32 (s, STWBRX | SAB (data_reg, rbase, r0));
869 else
870 tcg_out32 (s, STWX | SAB (data_reg, rbase, r0));
2662e13f
FB		 871 break;
872 case 3:
873 if (bswap) {
874 tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
f6548c0a 875 tcg_out32 (s, STWBRX | SAB (data_reg, rbase, r0));
876 tcg_out32 (s, STWBRX | SAB (data_reg2, rbase, r1));
2662e13f
FB		 877 }
878 else {
f6548c0a 879#ifdef CONFIG_USE_GUEST_BASE
880 tcg_out32 (s, STWX | SAB (data_reg2, rbase, r0));
881 tcg_out32 (s, ADDI | RT (r1) | RA (r0) | 4);
882 tcg_out32 (s, STWX | SAB (data_reg, rbase, r1));
883#else
2662e13f
FB		 884 tcg_out32 (s, STW | RS (data_reg2) | RA (r0));
885 tcg_out32 (s, STW | RS (data_reg) | RA (r0) | 4);
f6548c0a 886#endif
2662e13f
FB		 887 }
888 break;
889 }
890
891#ifdef CONFIG_SOFTMMU
892 reloc_pc24 (label2_ptr, (tcg_target_long) s->code_ptr);
893#endif
894}
895
896void tcg_target_qemu_prologue (TCGContext *s)
897{
0d5bd363 898 int i, frame_size;
2662e13f
FB		 899
900 frame_size = 0
f9bf2987 901 + LINKAGE_AREA_SIZE
2662e13f
FB		 902 + TCG_STATIC_CALL_ARGS_SIZE
903 + ARRAY_SIZE (tcg_target_callee_save_regs) * 4
904 ;
905 frame_size = (frame_size + 15) & ~15;
906
b29fe3ed 907#ifdef _AIX
908 {
909 uint32_t addr;
910
911 /* First emit adhoc function descriptor */
912 addr = (uint32_t) s->code_ptr + 12;
913 tcg_out32 (s, addr); /* entry point */
914 s->code_ptr += 8; /* skip TOC and environment pointer */
915 }
916#endif
2662e13f
FB		 917 tcg_out32 (s, MFSPR | RT (0) | LR);
918 tcg_out32 (s, STWU | RS (1) | RA (1) | (-frame_size & 0xffff));
919 for (i = 0; i < ARRAY_SIZE (tcg_target_callee_save_regs); ++i)
920 tcg_out32 (s, (STW
921 | RS (tcg_target_callee_save_regs[i])
922 | RA (1)
f9bf2987 923 | (i * 4 + LINKAGE_AREA_SIZE + TCG_STATIC_CALL_ARGS_SIZE)
2662e13f
FB		 924 )
925 );
2946898b 926 tcg_out32 (s, STW | RS (0) | RA (1) | (frame_size + LR_OFFSET));
2662e13f 927
f6548c0a 928#ifdef CONFIG_USE_GUEST_BASE
929 tcg_out_movi (s, TCG_TYPE_I32, TCG_GUEST_BASE_REG, GUEST_BASE);
930#endif
931
2662e13f
FB		 932 tcg_out32 (s, MTSPR | RS (3) | CTR);
933 tcg_out32 (s, BCCTR | BO_ALWAYS);
934 tb_ret_addr = s->code_ptr;
935
936 for (i = 0; i < ARRAY_SIZE (tcg_target_callee_save_regs); ++i)
937 tcg_out32 (s, (LWZ
938 | RT (tcg_target_callee_save_regs[i])
939 | RA (1)
f9bf2987 940 | (i * 4 + LINKAGE_AREA_SIZE + TCG_STATIC_CALL_ARGS_SIZE)
2662e13f
FB		 941 )
942 );
2946898b 943 tcg_out32 (s, LWZ | RT (0) | RA (1) | (frame_size + LR_OFFSET));
2662e13f
FB		 944 tcg_out32 (s, MTSPR | RS (0) | LR);
945 tcg_out32 (s, ADDI | RT (1) | RA (1) | frame_size);
946 tcg_out32 (s, BCLR | BO_ALWAYS);
947}
948
949static void tcg_out_ld (TCGContext *s, TCGType type, int ret, int arg1,
950 tcg_target_long arg2)
951{
952 tcg_out_ldst (s, ret, arg1, arg2, LWZ, LWZX);
953}
954
955static void tcg_out_st (TCGContext *s, TCGType type, int arg, int arg1,
956 tcg_target_long arg2)
957{
958 tcg_out_ldst (s, arg, arg1, arg2, STW, STWX);
959}
960
961static void ppc_addi (TCGContext *s, int rt, int ra, tcg_target_long si)
962{
963 if (!si && rt == ra)
964 return;
965
966 if (si == (int16_t) si)
967 tcg_out32 (s, ADDI | RT (rt) | RA (ra) | (si & 0xffff));
968 else {
969 uint16_t h = ((si >> 16) & 0xffff) + ((uint16_t) si >> 15);
970 tcg_out32 (s, ADDIS | RT (rt) | RA (ra) | h);
971 tcg_out32 (s, ADDI | RT (rt) | RA (rt) | (si & 0xffff));
972 }
973}
974
975static void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
976{
977 ppc_addi (s, reg, reg, val);
978}
979
c596defd 980static void tcg_out_cmp (TCGContext *s, int cond, TCGArg arg1, TCGArg arg2,
981 int const_arg2, int cr)
2662e13f 982{
2662e13f
FB		 983 int imm;
984 uint32_t op;
985
2662e13f 986 switch (cond) {
f3f478a7
FB		 987 case TCG_COND_EQ:
988 case TCG_COND_NE:
989 if (const_arg2) {
990 if ((int16_t) arg2 == arg2) {
991 op = CMPI;
992 imm = 1;
993 break;
994 }
995 else if ((uint16_t) arg2 == arg2) {
996 op = CMPLI;
997 imm = 1;
998 break;
999 }
1000 }
1001 op = CMPL;
1002 imm = 0;
1003 break;
1004
1005 case TCG_COND_LT:
1006 case TCG_COND_GE:
1007 case TCG_COND_LE:
1008 case TCG_COND_GT:
1009 if (const_arg2) {
1010 if ((int16_t) arg2 == arg2) {
1011 op = CMPI;
1012 imm = 1;
1013 break;
1014 }
1015 }
1016 op = CMP;
1017 imm = 0;
1018 break;
1019
1020 case TCG_COND_LTU:
1021 case TCG_COND_GEU:
1022 case TCG_COND_LEU:
1023 case TCG_COND_GTU:
1024 if (const_arg2) {
1025 if ((uint16_t) arg2 == arg2) {
1026 op = CMPLI;
1027 imm = 1;
1028 break;
1029 }
1030 }
1031 op = CMPL;
1032 imm = 0;
1033 break;
1034
2662e13f
FB		 1035 default:
1036 tcg_abort ();
1037 }
c596defd 1038 op |= BF (cr);
2662e13f
FB		 1039
1040 if (imm)
1041 tcg_out32 (s, op | RA (arg1) | (arg2 & 0xffff));
1042 else {
1043 if (const_arg2) {
1044 tcg_out_movi (s, TCG_TYPE_I32, 0, arg2);
1045 tcg_out32 (s, op | RA (arg1) | RB (0));
1046 }
1047 else
1048 tcg_out32 (s, op | RA (arg1) | RB (arg2));
1049 }
1050
c596defd 1051}
1052
1053static void tcg_out_bc (TCGContext *s, int bc, int label_index)
1054{
1055 TCGLabel *l = &s->labels[label_index];
1056
0a878c47 1057 if (l->has_value)
c596defd 1058 tcg_out32 (s, bc | reloc_pc14_val (s->code_ptr, l->u.value));
2662e13f 1059 else {
0a878c47 1060 uint16_t val = *(uint16_t *) &s->code_ptr[2];
1061
1062 /* Thanks to Andrzej Zaborowski */
c596defd 1063 tcg_out32 (s, bc | (val & 0xfffc));
2662e13f
FB		 1064 tcg_out_reloc (s, s->code_ptr - 4, R_PPC_REL14, label_index, 0);
1065 }
1066}
1067
c596defd 1068static void tcg_out_brcond (TCGContext *s, int cond,
1069 TCGArg arg1, TCGArg arg2, int const_arg2,
1070 int label_index)
1071{
1072 tcg_out_cmp (s, cond, arg1, arg2, const_arg2, 7);
1073 tcg_out_bc (s, tcg_to_bc[cond], label_index);
1074}
1075
2662e13f
FB		 1076/* XXX: we implement it at the target level to avoid having to
1077 handle cross basic blocks temporaries */
c596defd 1078static void tcg_out_brcond2 (TCGContext *s, const TCGArg *args,
1079 const int *const_args)
2662e13f 1080{
c596defd 1081 int cond = args[4], label_index = args[5], op;
1082 struct { int bit1; int bit2; int cond2; } bits[] = {
1083 [TCG_COND_LT ] = { CR_LT, CR_LT, TCG_COND_LT },
1084 [TCG_COND_LE ] = { CR_LT, CR_GT, TCG_COND_LT },
1085 [TCG_COND_GT ] = { CR_GT, CR_GT, TCG_COND_GT },
1086 [TCG_COND_GE ] = { CR_GT, CR_LT, TCG_COND_GT },
1087 [TCG_COND_LTU] = { CR_LT, CR_LT, TCG_COND_LTU },
1088 [TCG_COND_LEU] = { CR_LT, CR_GT, TCG_COND_LTU },
1089 [TCG_COND_GTU] = { CR_GT, CR_GT, TCG_COND_GTU },
1090 [TCG_COND_GEU] = { CR_GT, CR_LT, TCG_COND_GTU },
1091 }, *b = &bits[cond];
1092
1093 switch (cond) {
2662e13f 1094 case TCG_COND_EQ:
2662e13f 1095 case TCG_COND_NE:
e924c485 1096 op = (cond == TCG_COND_EQ) ? CRAND : CRNAND;
1097 tcg_out_cmp (s, cond, args[0], args[2], const_args[2], 6);
1098 tcg_out_cmp (s, cond, args[1], args[3], const_args[3], 7);
1099 tcg_out32 (s, op | BT (7, CR_EQ) | BA (6, CR_EQ) | BB (7, CR_EQ));
2662e13f
FB		 1100 break;
1101 case TCG_COND_LT:
2662e13f 1102 case TCG_COND_LE:
2662e13f 1103 case TCG_COND_GT:
2662e13f 1104 case TCG_COND_GE:
2662e13f 1105 case TCG_COND_LTU:
2662e13f 1106 case TCG_COND_LEU:
2662e13f 1107 case TCG_COND_GTU:
2662e13f 1108 case TCG_COND_GEU:
c596defd 1109 op = (b->bit1 != b->bit2) ? CRANDC : CRAND;
1110 tcg_out_cmp (s, b->cond2, args[1], args[3], const_args[3], 5);
1111 tcg_out_cmp (s, TCG_COND_EQ, args[1], args[3], const_args[3], 6);
1112 tcg_out_cmp (s, cond, args[0], args[2], const_args[2], 7);
1113 tcg_out32 (s, op | BT (7, CR_EQ) | BA (6, CR_EQ) | BB (7, b->bit2));
1114 tcg_out32 (s, CROR | BT (7, CR_EQ) | BA (5, b->bit1) | BB (7, CR_EQ));
2662e13f
FB		 1115 break;
1116 default:
1117 tcg_abort();
1118 }
c596defd 1119
1120 tcg_out_bc (s, (BC | BI (7, CR_EQ) | BO_COND_TRUE), label_index);
2662e13f
FB		 1121}
1122
52781543 1123void ppc_tb_set_jmp_target (unsigned long jmp_addr, unsigned long addr)
1124{
1125 uint32_t *ptr;
1126 long disp = addr - jmp_addr;
1127 unsigned long patch_size;
1128
1129 ptr = (uint32_t *)jmp_addr;
1130
1131 if ((disp << 6) >> 6 != disp) {
1132 ptr[0] = 0x3c000000 | (addr >> 16); /* lis 0,addr@ha */
1133 ptr[1] = 0x60000000 | (addr & 0xffff); /* la 0,addr@l(0) */
1134 ptr[2] = 0x7c0903a6; /* mtctr 0 */
1135 ptr[3] = 0x4e800420; /* brctr */
1136 patch_size = 16;
1137 } else {
1138 /* patch the branch destination */
1139 if (disp != 16) {
1140 *ptr = 0x48000000 | (disp & 0x03fffffc); /* b disp */
1141 patch_size = 4;
1142 } else {
1143 ptr[0] = 0x60000000; /* nop */
1144 ptr[1] = 0x60000000;
1145 ptr[2] = 0x60000000;
1146 ptr[3] = 0x60000000;
1147 patch_size = 16;
1148 }
1149 }
1150 /* flush icache */
1151 flush_icache_range(jmp_addr, jmp_addr + patch_size);
1152}
1153
2662e13f
FB		 1154static void tcg_out_op(TCGContext *s, int opc, const TCGArg *args,
1155 const int *const_args)
1156{
1157 switch (opc) {
1158 case INDEX_op_exit_tb:
1159 tcg_out_movi (s, TCG_TYPE_I32, TCG_REG_R3, args[0]);
932a6909 1160 tcg_out_b (s, 0, (tcg_target_long) tb_ret_addr);
2662e13f
FB		 1161 break;
1162 case INDEX_op_goto_tb:
1163 if (s->tb_jmp_offset) {
1164 /* direct jump method */
932a6909 1165
2662e13f 1166 s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
0a878c47 1167 s->code_ptr += 16;
932a6909
FB		 1168 }
1169 else {
2662e13f
FB		 1170 tcg_abort ();
1171 }
1172 s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
1173 break;
1174 case INDEX_op_br:
1175 {
1176 TCGLabel *l = &s->labels[args[0]];
1177
1178 if (l->has_value) {
932a6909 1179 tcg_out_b (s, 0, l->u.value);
2662e13f
FB		 1180 }
1181 else {
0a878c47 1182 uint32_t val = *(uint32_t *) s->code_ptr;
1183
1184 /* Thanks to Andrzej Zaborowski */
1185 tcg_out32 (s, B | (val & 0x3fffffc));
2662e13f
FB		 1186 tcg_out_reloc (s, s->code_ptr - 4, R_PPC_REL24, args[0], 0);
1187 }
1188 }
1189 break;
1190 case INDEX_op_call:
b29fe3ed 1191#ifdef _AIX
1192 tcg_out_call (s, args[0], const_args[0]);
1193#else
2662e13f 1194 if (const_args[0]) {
932a6909 1195 tcg_out_b (s, LK, args[0]);
2662e13f
FB		 1196 }
1197 else {
1198 tcg_out32 (s, MTSPR | RS (args[0]) | LR);
1199 tcg_out32 (s, BCLR | BO_ALWAYS | LK);
1200 }
b29fe3ed 1201#endif
2662e13f
FB		 1202 break;
1203 case INDEX_op_jmp:
1204 if (const_args[0]) {
932a6909 1205 tcg_out_b (s, 0, args[0]);
2662e13f
FB		 1206 }
1207 else {
1208 tcg_out32 (s, MTSPR | RS (args[0]) | CTR);
1209 tcg_out32 (s, BCCTR | BO_ALWAYS);
1210 }
1211 break;
1212 case INDEX_op_movi_i32:
1213 tcg_out_movi(s, TCG_TYPE_I32, args[0], args[1]);
1214 break;
1215 case INDEX_op_ld8u_i32:
1216 tcg_out_ldst (s, args[0], args[1], args[2], LBZ, LBZX);
1217 break;
1218 case INDEX_op_ld8s_i32:
1219 tcg_out_ldst (s, args[0], args[1], args[2], LBZ, LBZX);
1220 tcg_out32 (s, EXTSB | RS (args[0]) | RA (args[0]));
1221 break;
1222 case INDEX_op_ld16u_i32:
1223 tcg_out_ldst (s, args[0], args[1], args[2], LHZ, LHZX);
1224 break;
1225 case INDEX_op_ld16s_i32:
1226 tcg_out_ldst (s, args[0], args[1], args[2], LHA, LHAX);
1227 break;
1228 case INDEX_op_ld_i32:
1229 tcg_out_ldst (s, args[0], args[1], args[2], LWZ, LWZX);
1230 break;
1231 case INDEX_op_st8_i32:
1232 tcg_out_ldst (s, args[0], args[1], args[2], STB, STBX);
1233 break;
1234 case INDEX_op_st16_i32:
1235 tcg_out_ldst (s, args[0], args[1], args[2], STH, STHX);
1236 break;
1237 case INDEX_op_st_i32:
1238 tcg_out_ldst (s, args[0], args[1], args[2], STW, STWX);
1239 break;
1240
1241 case INDEX_op_add_i32:
1242 if (const_args[2])
1243 ppc_addi (s, args[0], args[1], args[2]);
1244 else
1245 tcg_out32 (s, ADD | TAB (args[0], args[1], args[2]));
1246 break;
1247 case INDEX_op_sub_i32:
1248 if (const_args[2])
1249 ppc_addi (s, args[0], args[1], -args[2]);
1250 else
1251 tcg_out32 (s, SUBF | TAB (args[0], args[2], args[1]));
1252 break;
1253
1254 case INDEX_op_and_i32:
1255 if (const_args[2]) {
000a2d86 1256 if ((args[2] & 0xffff) == args[2])
1257 tcg_out32 (s, ANDI | RS (args[1]) | RA (args[0]) | args[2]);
1258 else if ((args[2] & 0xffff0000) == args[2])
1259 tcg_out32 (s, ANDIS | RS (args[1]) | RA (args[0])
1260 | ((args[2] >> 16) & 0xffff));
2662e13f 1261 else {
000a2d86 1262 tcg_out_movi (s, TCG_TYPE_I32, 0, args[2]);
1263 tcg_out32 (s, AND | SAB (args[1], args[0], 0));
2662e13f
FB		 1264 }
1265 }
1266 else
1267 tcg_out32 (s, AND | SAB (args[1], args[0], args[2]));
1268 break;
1269 case INDEX_op_or_i32:
1270 if (const_args[2]) {
000a2d86 1271 if (args[2] & 0xffff) {
1272 tcg_out32 (s, ORI | RS (args[1]) | RA (args[0])
1273 | (args[2] & 0xffff));
1274 if (args[2] >> 16)
1275 tcg_out32 (s, ORIS | RS (args[0]) | RA (args[0])
2662e13f 1276 | ((args[2] >> 16) & 0xffff));
2662e13f
FB		 1277 }
1278 else {
000a2d86 1279 tcg_out32 (s, ORIS | RS (args[1]) | RA (args[0])
1280 | ((args[2] >> 16) & 0xffff));
2662e13f
FB		 1281 }
1282 }
1283 else
1284 tcg_out32 (s, OR | SAB (args[1], args[0], args[2]));
1285 break;
1286 case INDEX_op_xor_i32:
1287 if (const_args[2]) {
000a2d86 1288 if ((args[2] & 0xffff) == args[2])
1289 tcg_out32 (s, XORI | RS (args[1]) | RA (args[0])
1290 | (args[2] & 0xffff));
1291 else if ((args[2] & 0xffff0000) == args[2])
1292 tcg_out32 (s, XORIS | RS (args[1]) | RA (args[0])
1293 | ((args[2] >> 16) & 0xffff));
2662e13f 1294 else {
000a2d86 1295 tcg_out_movi (s, TCG_TYPE_I32, 0, args[2]);
1296 tcg_out32 (s, XOR | SAB (args[1], args[0], 0));
2662e13f
FB		 1297 }
1298 }
1299 else
1300 tcg_out32 (s, XOR | SAB (args[1], args[0], args[2]));
1301 break;
1302
1303 case INDEX_op_mul_i32:
1304 if (const_args[2]) {
1305 if (args[2] == (int16_t) args[2])
1306 tcg_out32 (s, MULLI | RT (args[0]) | RA (args[1])
1307 | (args[2] & 0xffff));
1308 else {
1309 tcg_out_movi (s, TCG_TYPE_I32, 0, args[2]);
1310 tcg_out32 (s, MULLW | TAB (args[0], args[1], 0));
1311 }
1312 }
1313 else
1314 tcg_out32 (s, MULLW | TAB (args[0], args[1], args[2]));
1315 break;
77b73de6 1316
1317 case INDEX_op_div_i32:
1318 tcg_out32 (s, DIVW | TAB (args[0], args[1], args[2]));
1319 break;
1320
1321 case INDEX_op_divu_i32:
1322 tcg_out32 (s, DIVWU | TAB (args[0], args[1], args[2]));
1323 break;
1324
1325 case INDEX_op_rem_i32:
1326 tcg_out32 (s, DIVW | TAB (0, args[1], args[2]));
1327 tcg_out32 (s, MULLW | TAB (0, 0, args[2]));
1328 tcg_out32 (s, SUBF | TAB (args[0], 0, args[1]));
1329 break;
1330
1331 case INDEX_op_remu_i32:
1332 tcg_out32 (s, DIVWU | TAB (0, args[1], args[2]));
1333 tcg_out32 (s, MULLW | TAB (0, 0, args[2]));
1334 tcg_out32 (s, SUBF | TAB (args[0], 0, args[1]));
1335 break;
1336
2662e13f
FB		 1337 case INDEX_op_mulu2_i32:
1338 if (args[0] == args[2] || args[0] == args[3]) {
1339 tcg_out32 (s, MULLW | TAB (0, args[2], args[3]));
1340 tcg_out32 (s, MULHWU | TAB (args[1], args[2], args[3]));
1341 tcg_out_mov (s, args[0], 0);
1342 }
1343 else {
1344 tcg_out32 (s, MULLW | TAB (args[0], args[2], args[3]));
1345 tcg_out32 (s, MULHWU | TAB (args[1], args[2], args[3]));
1346 }
1347 break;
2662e13f
FB		 1348
1349 case INDEX_op_shl_i32:
1350 if (const_args[2]) {
000a2d86 1351 tcg_out32 (s, (RLWINM
1352 | RA (args[0])
1353 | RS (args[1])
1354 | SH (args[2])
1355 | MB (0)
1356 | ME (31 - args[2])
1357 )
1358 );
2662e13f
FB		 1359 }
1360 else
1361 tcg_out32 (s, SLW | SAB (args[1], args[0], args[2]));
1362 break;
1363 case INDEX_op_shr_i32:
1364 if (const_args[2]) {
000a2d86 1365 tcg_out32 (s, (RLWINM
1366 | RA (args[0])
1367 | RS (args[1])
1368 | SH (32 - args[2])
1369 | MB (args[2])
1370 | ME (31)
1371 )
1372 );
2662e13f
FB		 1373 }
1374 else
1375 tcg_out32 (s, SRW | SAB (args[1], args[0], args[2]));
1376 break;
1377 case INDEX_op_sar_i32:
1378 if (const_args[2])
1379 tcg_out32 (s, SRAWI | RS (args[1]) | RA (args[0]) | SH (args[2]));
1380 else
1381 tcg_out32 (s, SRAW | SAB (args[1], args[0], args[2]));
1382 break;
1383
1384 case INDEX_op_add2_i32:
1385 if (args[0] == args[3] || args[0] == args[5]) {
1386 tcg_out32 (s, ADDC | TAB (0, args[2], args[4]));
1387 tcg_out32 (s, ADDE | TAB (args[1], args[3], args[5]));
1388 tcg_out_mov (s, args[0], 0);
1389 }
1390 else {
1391 tcg_out32 (s, ADDC | TAB (args[0], args[2], args[4]));
1392 tcg_out32 (s, ADDE | TAB (args[1], args[3], args[5]));
1393 }
1394 break;
1395 case INDEX_op_sub2_i32:
1396 if (args[0] == args[3] || args[0] == args[5]) {
1397 tcg_out32 (s, SUBFC | TAB (0, args[4], args[2]));
1398 tcg_out32 (s, SUBFE | TAB (args[1], args[5], args[3]));
1399 tcg_out_mov (s, args[0], 0);
1400 }
1401 else {
1402 tcg_out32 (s, SUBFC | TAB (args[0], args[4], args[2]));
1403 tcg_out32 (s, SUBFE | TAB (args[1], args[5], args[3]));
1404 }
1405 break;
1406
1407 case INDEX_op_brcond_i32:
1408 /*
1409 args[0] = r0
1410 args[1] = r1
1411 args[2] = cond
1412 args[3] = r1 is const
1413 args[4] = label_index
1414 */
1415 tcg_out_brcond (s, args[2], args[0], args[1], const_args[1], args[3]);
1416 break;
1417 case INDEX_op_brcond2_i32:
1418 tcg_out_brcond2(s, args, const_args);
1419 break;
1420
1421 case INDEX_op_neg_i32:
1422 tcg_out32 (s, NEG | RT (args[0]) | RA (args[1]));
1423 break;
1424
1425 case INDEX_op_qemu_ld8u:
1426 tcg_out_qemu_ld(s, args, 0);
1427 break;
1428 case INDEX_op_qemu_ld8s:
1429 tcg_out_qemu_ld(s, args, 0 | 4);
1430 break;
1431 case INDEX_op_qemu_ld16u:
1432 tcg_out_qemu_ld(s, args, 1);
1433 break;
1434 case INDEX_op_qemu_ld16s:
1435 tcg_out_qemu_ld(s, args, 1 | 4);
1436 break;
1437 case INDEX_op_qemu_ld32u:
1438 tcg_out_qemu_ld(s, args, 2);
1439 break;
1440 case INDEX_op_qemu_ld64:
1441 tcg_out_qemu_ld(s, args, 3);
1442 break;
1443 case INDEX_op_qemu_st8:
1444 tcg_out_qemu_st(s, args, 0);
1445 break;
1446 case INDEX_op_qemu_st16:
1447 tcg_out_qemu_st(s, args, 1);
1448 break;
1449 case INDEX_op_qemu_st32:
1450 tcg_out_qemu_st(s, args, 2);
1451 break;
1452 case INDEX_op_qemu_st64:
1453 tcg_out_qemu_st(s, args, 3);
1454 break;
1455
e46b9681 1456 case INDEX_op_ext8s_i32:
1457 tcg_out32 (s, EXTSB | RS (args[1]) | RA (args[0]));
1458 break;
1459 case INDEX_op_ext16s_i32:
1460 tcg_out32 (s, EXTSH | RS (args[1]) | RA (args[0]));
1461 break;
1462
2662e13f
FB		 1463 default:
1464 tcg_dump_ops (s, stderr);
1465 tcg_abort ();
1466 }
1467}
1468
1469static const TCGTargetOpDef ppc_op_defs[] = {
1470 { INDEX_op_exit_tb, { } },
1471 { INDEX_op_goto_tb, { } },
932a6909
FB		 1472 { INDEX_op_call, { "ri" } },
1473 { INDEX_op_jmp, { "ri" } },
2662e13f
FB		 1474 { INDEX_op_br, { } },
1475
1476 { INDEX_op_mov_i32, { "r", "r" } },
1477 { INDEX_op_movi_i32, { "r" } },
1478 { INDEX_op_ld8u_i32, { "r", "r" } },
1479 { INDEX_op_ld8s_i32, { "r", "r" } },
1480 { INDEX_op_ld16u_i32, { "r", "r" } },
1481 { INDEX_op_ld16s_i32, { "r", "r" } },
1482 { INDEX_op_ld_i32, { "r", "r" } },
1483 { INDEX_op_st8_i32, { "r", "r" } },
1484 { INDEX_op_st16_i32, { "r", "r" } },
1485 { INDEX_op_st_i32, { "r", "r" } },
1486
1487 { INDEX_op_add_i32, { "r", "r", "ri" } },
1488 { INDEX_op_mul_i32, { "r", "r", "ri" } },
77b73de6 1489 { INDEX_op_div_i32, { "r", "r", "r" } },
1490 { INDEX_op_divu_i32, { "r", "r", "r" } },
1491 { INDEX_op_rem_i32, { "r", "r", "r" } },
1492 { INDEX_op_remu_i32, { "r", "r", "r" } },
2662e13f 1493 { INDEX_op_mulu2_i32, { "r", "r", "r", "r" } },
2662e13f
FB		 1494 { INDEX_op_sub_i32, { "r", "r", "ri" } },
1495 { INDEX_op_and_i32, { "r", "r", "ri" } },
1496 { INDEX_op_or_i32, { "r", "r", "ri" } },
1497 { INDEX_op_xor_i32, { "r", "r", "ri" } },
1498
1499 { INDEX_op_shl_i32, { "r", "r", "ri" } },
1500 { INDEX_op_shr_i32, { "r", "r", "ri" } },
1501 { INDEX_op_sar_i32, { "r", "r", "ri" } },
1502
1503 { INDEX_op_brcond_i32, { "r", "ri" } },
1504
1505 { INDEX_op_add2_i32, { "r", "r", "r", "r", "r", "r" } },
1506 { INDEX_op_sub2_i32, { "r", "r", "r", "r", "r", "r" } },
1507 { INDEX_op_brcond2_i32, { "r", "r", "r", "r" } },
1508
1509 { INDEX_op_neg_i32, { "r", "r" } },
1510
1511#if TARGET_LONG_BITS == 32
1512 { INDEX_op_qemu_ld8u, { "r", "L" } },
1513 { INDEX_op_qemu_ld8s, { "r", "L" } },
1514 { INDEX_op_qemu_ld16u, { "r", "L" } },
1515 { INDEX_op_qemu_ld16s, { "r", "L" } },
1516 { INDEX_op_qemu_ld32u, { "r", "L" } },
1517 { INDEX_op_qemu_ld32s, { "r", "L" } },
1518 { INDEX_op_qemu_ld64, { "r", "r", "L" } },
1519
1520 { INDEX_op_qemu_st8, { "K", "K" } },
1521 { INDEX_op_qemu_st16, { "K", "K" } },
1522 { INDEX_op_qemu_st32, { "K", "K" } },
1523 { INDEX_op_qemu_st64, { "M", "M", "M" } },
1524#else
1525 { INDEX_op_qemu_ld8u, { "r", "L", "L" } },
1526 { INDEX_op_qemu_ld8s, { "r", "L", "L" } },
1527 { INDEX_op_qemu_ld16u, { "r", "L", "L" } },
1528 { INDEX_op_qemu_ld16s, { "r", "L", "L" } },
1529 { INDEX_op_qemu_ld32u, { "r", "L", "L" } },
1530 { INDEX_op_qemu_ld32s, { "r", "L", "L" } },
1531 { INDEX_op_qemu_ld64, { "r", "L", "L", "L" } },
1532
1533 { INDEX_op_qemu_st8, { "K", "K", "K" } },
1534 { INDEX_op_qemu_st16, { "K", "K", "K" } },
1535 { INDEX_op_qemu_st32, { "K", "K", "K" } },
1536 { INDEX_op_qemu_st64, { "M", "M", "M", "M" } },
1537#endif
1538
e46b9681 1539 { INDEX_op_ext8s_i32, { "r", "r" } },
1540 { INDEX_op_ext16s_i32, { "r", "r" } },
1541
2662e13f
FB		 1542 { -1 },
1543};
1544
1545void tcg_target_init(TCGContext *s)
1546{
1547 tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xffffffff);
1548 tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1549 (1 << TCG_REG_R0) |
f9bf2987 1550#ifdef __APPLE__
1551 (1 << TCG_REG_R2) |
1552#endif
2662e13f
FB		 1553 (1 << TCG_REG_R3) |
1554 (1 << TCG_REG_R4) |
1555 (1 << TCG_REG_R5) |
1556 (1 << TCG_REG_R6) |
1557 (1 << TCG_REG_R7) |
1558 (1 << TCG_REG_R8) |
1559 (1 << TCG_REG_R9) |
1560 (1 << TCG_REG_R10) |
1561 (1 << TCG_REG_R11) |
1562 (1 << TCG_REG_R12)
1563 );
1564
1565 tcg_regset_clear(s->reserved_regs);
1566 tcg_regset_set_reg(s->reserved_regs, TCG_REG_R0);
1567 tcg_regset_set_reg(s->reserved_regs, TCG_REG_R1);
f9bf2987 1568#ifndef __APPLE__
2662e13f 1569 tcg_regset_set_reg(s->reserved_regs, TCG_REG_R2);
f9bf2987 1570#endif
5db3ee79 1571#ifdef __linux__
1572 tcg_regset_set_reg(s->reserved_regs, TCG_REG_R13);
1573#endif
f6548c0a 1574#ifdef CONFIG_USE_GUEST_BASE
1575 tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG);
1576#endif
2662e13f
FB		 1577
1578 tcg_add_target_add_op_defs(ppc_op_defs);
1579}
Qemu copy for testing