]>
Commit | Line | Data |
---|---|---|
dd43edf4 TS |
1 | # mach: crisv0 crisv3 crisv8 crisv10 crisv32 |
2 | # output: 1\n0\n1\n0\n1\n0\n1\n0\n0\n1\n1\n0\n1\n0\n1\n0\n1\n0\n0\n1\n0\n1\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n0\n | |
3 | ||
4 | .include "testutils.inc" | |
5 | ||
6 | .macro lcheckr3 v | |
7 | move $ccs, $r9 | |
8 | checkr3 \v | |
9 | move $r9, $ccs | |
10 | .endm | |
11 | ||
12 | start | |
13 | clearf nzvc | |
14 | scc r3 | |
15 | lcheckr3 1 | |
16 | scs r3 | |
17 | lcheckr3 0 | |
18 | sne r3 | |
19 | lcheckr3 1 | |
20 | seq r3 | |
21 | lcheckr3 0 | |
22 | svc r3 | |
23 | lcheckr3 1 | |
24 | svs r3 | |
25 | lcheckr3 0 | |
26 | spl r3 | |
27 | lcheckr3 1 | |
28 | smi r3 | |
29 | lcheckr3 0 | |
30 | sls r3 | |
31 | lcheckr3 0 | |
32 | shi r3 | |
33 | lcheckr3 1 | |
34 | sge r3 | |
35 | lcheckr3 1 | |
36 | slt r3 | |
37 | lcheckr3 0 | |
38 | sgt r3 | |
39 | lcheckr3 1 | |
40 | sle r3 | |
41 | lcheckr3 0 | |
42 | sa r3 | |
43 | lcheckr3 1 | |
44 | setf nzvc | |
45 | scc r3 | |
46 | lcheckr3 0 | |
47 | scs r3 | |
48 | lcheckr3 1 | |
49 | sne r3 | |
50 | lcheckr3 0 | |
51 | svc r3 | |
52 | lcheckr3 0 | |
53 | svs r3 | |
54 | lcheckr3 1 | |
55 | spl r3 | |
56 | lcheckr3 0 | |
57 | smi r3 | |
58 | lcheckr3 1 | |
59 | sls r3 | |
60 | lcheckr3 1 | |
61 | shi r3 | |
62 | lcheckr3 0 | |
63 | sge r3 | |
64 | lcheckr3 1 | |
65 | slt r3 | |
66 | lcheckr3 0 | |
67 | sgt r3 | |
68 | lcheckr3 0 | |
69 | sle r3 | |
70 | lcheckr3 1 | |
71 | sa r3 | |
72 | lcheckr3 1 | |
73 | clearf n | |
74 | sge r3 | |
75 | lcheckr3 0 | |
76 | slt r3 | |
77 | lcheckr3 1 | |
78 | ||
79 | .if 1 ;..asm.arch.cris.v32 | |
80 | setf p | |
81 | ssb r3 | |
82 | .else | |
83 | moveq 1,r3 | |
84 | .endif | |
85 | lcheckr3 1 | |
86 | ||
87 | .if 1 ;..asm.arch.cris.v32 | |
88 | clearf p | |
89 | ssb r3 | |
90 | .else | |
91 | moveq 0,r3 | |
92 | .endif | |
93 | lcheckr3 0 | |
94 | ||
95 | quit |