]> git.proxmox.com Git - qemu.git/blame - translate-all.c
use the TCG code generator
[qemu.git] / translate-all.c
CommitLineData
d19893da
FB
1/*
2 * Host code generation
5fafdf24 3 *
d19893da
FB
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 */
20#include <stdarg.h>
21#include <stdlib.h>
22#include <stdio.h>
23#include <string.h>
24#include <inttypes.h>
25
26#include "config.h"
2054396a 27
af5ad107 28#define NO_CPU_IO_DEFS
d3eead2e
FB
29#include "cpu.h"
30#include "exec-all.h"
d19893da 31#include "disas.h"
57fec1fe 32#include "tcg.h"
d19893da 33
57fec1fe
FB
34/* code generation context */
35TCGContext tcg_ctx;
d19893da 36
d19893da 37uint16_t gen_opc_buf[OPC_BUF_SIZE];
57fec1fe 38TCGArg gen_opparam_buf[OPPARAM_BUF_SIZE];
c4687878
FB
39
40target_ulong gen_opc_pc[OPC_BUF_SIZE];
d19893da 41uint8_t gen_opc_instr_start[OPC_BUF_SIZE];
f76af4b3
FB
42#if defined(TARGET_I386)
43uint8_t gen_opc_cc_op[OPC_BUF_SIZE];
e95c8d51 44#elif defined(TARGET_SPARC)
c4687878 45target_ulong gen_opc_npc[OPC_BUF_SIZE];
c3278b7b 46target_ulong gen_opc_jump_pc[2];
823029f9 47#elif defined(TARGET_MIPS) || defined(TARGET_SH4)
30d6cb84 48uint32_t gen_opc_hflags[OPC_BUF_SIZE];
f76af4b3 49#endif
d19893da 50
58fe2f10
FB
51int code_copy_enabled = 1;
52
57fec1fe
FB
53#ifdef CONFIG_PROFILER
54int64_t dyngen_tb_count1;
55int64_t dyngen_tb_count;
56int64_t dyngen_op_count;
57int64_t dyngen_old_op_count;
58int64_t dyngen_tcg_del_op_count;
59int dyngen_op_count_max;
60int64_t dyngen_code_in_len;
61int64_t dyngen_code_out_len;
62int64_t dyngen_interm_time;
63int64_t dyngen_code_time;
64int64_t dyngen_restore_count;
65int64_t dyngen_restore_time;
d19893da
FB
66#endif
67
57fec1fe 68/* XXX: suppress that */
d07bde88
BS
69unsigned long code_gen_max_block_size(void)
70{
71 static unsigned long max;
72
73 if (max == 0) {
74#define DEF(s, n, copy_size) max = copy_size > max? copy_size : max;
57fec1fe 75#include "tcg-opc.h"
d07bde88
BS
76#undef DEF
77 max *= OPC_MAX_SIZE;
78 }
79
80 return max;
81}
82
57fec1fe
FB
83void cpu_gen_init(void)
84{
85 tcg_context_init(&tcg_ctx);
86 tcg_set_frame(&tcg_ctx, TCG_AREG0, offsetof(CPUState, temp_buf),
87 128 * sizeof(long));
88}
89
d19893da 90/* return non zero if the very first instruction is invalid so that
5fafdf24 91 the virtual CPU can trigger an exception.
d19893da
FB
92
93 '*gen_code_size_ptr' contains the size of the generated code (host
94 code).
95*/
d07bde88 96int cpu_gen_code(CPUState *env, TranslationBlock *tb, int *gen_code_size_ptr)
d19893da 97{
57fec1fe 98 TCGContext *s = &tcg_ctx;
d19893da
FB
99 uint8_t *gen_code_buf;
100 int gen_code_size;
57fec1fe
FB
101#ifdef CONFIG_PROFILER
102 int64_t ti;
103#endif
104
105#ifdef CONFIG_PROFILER
106 dyngen_tb_count1++; /* includes aborted translations because of
107 exceptions */
108 ti = profile_getclock();
109#endif
110 tcg_func_start(s);
d19893da 111
ec6338ba
FB
112 if (gen_intermediate_code(env, tb) < 0)
113 return -1;
114
115 /* generate machine code */
57fec1fe 116 gen_code_buf = tb->tc_ptr;
ec6338ba
FB
117 tb->tb_next_offset[0] = 0xffff;
118 tb->tb_next_offset[1] = 0xffff;
57fec1fe 119 s->tb_next_offset = tb->tb_next_offset;
4cbb86e1 120#ifdef USE_DIRECT_JUMP
57fec1fe
FB
121 s->tb_jmp_offset = tb->tb_jmp_offset;
122 s->tb_next = NULL;
ec6338ba 123 /* the following two entries are optional (only used for string ops) */
57fec1fe 124 /* XXX: not used ? */
ec6338ba
FB
125 tb->tb_jmp_offset[2] = 0xffff;
126 tb->tb_jmp_offset[3] = 0xffff;
d19893da 127#else
57fec1fe
FB
128 s->tb_jmp_offset = NULL;
129 s->tb_next = tb->tb_next;
d19893da 130#endif
57fec1fe
FB
131
132#ifdef CONFIG_PROFILER
133 dyngen_tb_count++;
134 dyngen_interm_time += profile_getclock() - ti;
135 dyngen_code_time -= profile_getclock();
136#endif
137 gen_code_size = dyngen_code(s, gen_code_buf);
d19893da 138 *gen_code_size_ptr = gen_code_size;
57fec1fe
FB
139#ifdef CONFIG_PROFILER
140 dyngen_code_time += profile_getclock();
141 dyngen_code_in_len += tb->size;
142 dyngen_code_out_len += gen_code_size;
143#endif
144
d19893da 145#ifdef DEBUG_DISAS
f193c797 146 if (loglevel & CPU_LOG_TB_OUT_ASM) {
d19893da 147 fprintf(logfile, "OUT: [size=%d]\n", *gen_code_size_ptr);
c4687878 148 disas(logfile, tb->tc_ptr, *gen_code_size_ptr);
d19893da
FB
149 fprintf(logfile, "\n");
150 fflush(logfile);
151 }
152#endif
153 return 0;
154}
155
5fafdf24 156/* The cpu state corresponding to 'searched_pc' is restored.
d19893da 157 */
5fafdf24 158int cpu_restore_state(TranslationBlock *tb,
58fe2f10
FB
159 CPUState *env, unsigned long searched_pc,
160 void *puc)
d19893da 161{
57fec1fe
FB
162 TCGContext *s = &tcg_ctx;
163 int j;
d19893da 164 unsigned long tc_ptr;
57fec1fe
FB
165#ifdef CONFIG_PROFILER
166 int64_t ti;
167#endif
168
169#ifdef CONFIG_PROFILER
170 ti = profile_getclock();
171#endif
172 tcg_func_start(s);
d19893da 173
4c3a88a2 174 if (gen_intermediate_code_pc(env, tb) < 0)
d19893da 175 return -1;
3b46e624 176
d19893da
FB
177 /* find opc index corresponding to search_pc */
178 tc_ptr = (unsigned long)tb->tc_ptr;
179 if (searched_pc < tc_ptr)
180 return -1;
57fec1fe
FB
181
182 s->tb_next_offset = tb->tb_next_offset;
183#ifdef USE_DIRECT_JUMP
184 s->tb_jmp_offset = tb->tb_jmp_offset;
185 s->tb_next = NULL;
186#else
187 s->tb_jmp_offset = NULL;
188 s->tb_next = tb->tb_next;
189#endif
190 j = dyngen_code_search_pc(s, (uint8_t *)tc_ptr,
191 (void *)searched_pc);
192 if (j < 0)
193 return -1;
d19893da
FB
194 /* now find start of instruction before */
195 while (gen_opc_instr_start[j] == 0)
196 j--;
f76af4b3
FB
197#if defined(TARGET_I386)
198 {
199 int cc_op;
3c1cf9fa 200#ifdef DEBUG_DISAS
f193c797 201 if (loglevel & CPU_LOG_TB_OP) {
3c1cf9fa 202 int i;
6e0374f6 203 fprintf(logfile, "RESTORE:\n");
3c1cf9fa
FB
204 for(i=0;i<=j; i++) {
205 if (gen_opc_instr_start[i]) {
c4687878 206 fprintf(logfile, "0x%04x: " TARGET_FMT_lx "\n", i, gen_opc_pc[i]);
3c1cf9fa
FB
207 }
208 }
5fafdf24
TS
209 fprintf(logfile, "spc=0x%08lx j=0x%x eip=" TARGET_FMT_lx " cs_base=%x\n",
210 searched_pc, j, gen_opc_pc[j] - tb->cs_base,
c4687878 211 (uint32_t)tb->cs_base);
3c1cf9fa
FB
212 }
213#endif
f76af4b3
FB
214 env->eip = gen_opc_pc[j] - tb->cs_base;
215 cc_op = gen_opc_cc_op[j];
216 if (cc_op != CC_OP_DYNAMIC)
217 env->cc_op = cc_op;
218 }
219#elif defined(TARGET_ARM)
220 env->regs[15] = gen_opc_pc[j];
d3eead2e 221#elif defined(TARGET_SPARC)
c3278b7b
FB
222 {
223 target_ulong npc;
224 env->pc = gen_opc_pc[j];
225 npc = gen_opc_npc[j];
226 if (npc == 1) {
227 /* dynamic NPC: already stored */
228 } else if (npc == 2) {
745cacc7 229 target_ulong t2 = (target_ulong)(unsigned long)puc;
c3278b7b 230 /* jump PC: use T2 and the jump targets of the translation */
5fafdf24 231 if (t2)
c3278b7b
FB
232 env->npc = gen_opc_jump_pc[0];
233 else
234 env->npc = gen_opc_jump_pc[1];
235 } else {
236 env->npc = npc;
237 }
238 }
6dca2016 239#elif defined(TARGET_PPC)
af5ad107 240 {
57fec1fe 241 int type, c;
af5ad107
FB
242 /* for PPC, we need to look at the micro operation to get the
243 access type */
244 env->nip = gen_opc_pc[j];
57fec1fe 245 c = gen_opc_buf[j];
af5ad107
FB
246 switch(c) {
247#if defined(CONFIG_USER_ONLY)
248#define CASE3(op)\
249 case INDEX_op_ ## op ## _raw
250#else
251#define CASE3(op)\
af5ad107 252 case INDEX_op_ ## op ## _user:\
7863667f
JM
253 case INDEX_op_ ## op ## _kernel:\
254 case INDEX_op_ ## op ## _hypv
af5ad107 255#endif
3b46e624 256
af5ad107
FB
257 CASE3(stfd):
258 CASE3(stfs):
259 CASE3(lfd):
260 CASE3(lfs):
261 type = ACCESS_FLOAT;
262 break;
a541f297
FB
263 CASE3(lwarx):
264 type = ACCESS_RES;
265 break;
af5ad107
FB
266 CASE3(stwcx):
267 type = ACCESS_RES;
268 break;
269 CASE3(eciwx):
270 CASE3(ecowx):
271 type = ACCESS_EXT;
272 break;
273 default:
274 type = ACCESS_INT;
275 break;
276 }
277 env->access_type = type;
278 }
e6e5906b
PB
279#elif defined(TARGET_M68K)
280 env->pc = gen_opc_pc[j];
6af0bf9c 281#elif defined(TARGET_MIPS)
ead9360e 282 env->PC[env->current_tc] = gen_opc_pc[j];
30d6cb84
FB
283 env->hflags &= ~MIPS_HFLAG_BMASK;
284 env->hflags |= gen_opc_hflags[j];
eddf68a6
JM
285#elif defined(TARGET_ALPHA)
286 env->pc = gen_opc_pc[j];
823029f9
TS
287#elif defined(TARGET_SH4)
288 env->pc = gen_opc_pc[j];
289 env->flags = gen_opc_hflags[j];
f76af4b3 290#endif
57fec1fe
FB
291
292#ifdef CONFIG_PROFILER
293 dyngen_restore_time += profile_getclock() - ti;
294 dyngen_restore_count++;
295#endif
d19893da
FB
296 return 0;
297}