]> git.proxmox.com Git - qemu.git/blame - translate-all.c
Collecting block device statistics, by Richard W.M. Jones.
[qemu.git] / translate-all.c
CommitLineData
d19893da
FB
1/*
2 * Host code generation
5fafdf24 3 *
d19893da
FB
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 */
20#include <stdarg.h>
21#include <stdlib.h>
22#include <stdio.h>
23#include <string.h>
24#include <inttypes.h>
25
26#include "config.h"
2054396a 27
af5ad107 28#define NO_CPU_IO_DEFS
d3eead2e
FB
29#include "cpu.h"
30#include "exec-all.h"
d19893da
FB
31#include "disas.h"
32
4f716dc6
FB
33extern int dyngen_code(uint8_t *gen_code_buf,
34 uint16_t *label_offsets, uint16_t *jmp_offsets,
35 const uint16_t *opc_buf, const uint32_t *opparam_buf, const long *gen_labels);
36
d19893da
FB
37enum {
38#define DEF(s, n, copy_size) INDEX_op_ ## s,
d3eead2e 39#include "opc.h"
d19893da
FB
40#undef DEF
41 NB_OPS,
42};
43
d19893da
FB
44uint16_t gen_opc_buf[OPC_BUF_SIZE];
45uint32_t gen_opparam_buf[OPPARAM_BUF_SIZE];
c4687878
FB
46long gen_labels[OPC_BUF_SIZE];
47int nb_gen_labels;
48
49target_ulong gen_opc_pc[OPC_BUF_SIZE];
d19893da 50uint8_t gen_opc_instr_start[OPC_BUF_SIZE];
f76af4b3
FB
51#if defined(TARGET_I386)
52uint8_t gen_opc_cc_op[OPC_BUF_SIZE];
e95c8d51 53#elif defined(TARGET_SPARC)
c4687878 54target_ulong gen_opc_npc[OPC_BUF_SIZE];
c3278b7b 55target_ulong gen_opc_jump_pc[2];
30d6cb84
FB
56#elif defined(TARGET_MIPS)
57uint32_t gen_opc_hflags[OPC_BUF_SIZE];
f76af4b3 58#endif
d19893da 59
58fe2f10
FB
60int code_copy_enabled = 1;
61
d19893da
FB
62#ifdef DEBUG_DISAS
63static const char *op_str[] = {
64#define DEF(s, n, copy_size) #s,
d3eead2e 65#include "opc.h"
d19893da
FB
66#undef DEF
67};
68
69static uint8_t op_nb_args[] = {
70#define DEF(s, n, copy_size) n,
d3eead2e 71#include "opc.h"
d19893da
FB
72#undef DEF
73};
74
c4687878
FB
75static const unsigned short opc_copy_size[] = {
76#define DEF(s, n, copy_size) copy_size,
77#include "opc.h"
78#undef DEF
79};
80
d19893da
FB
81void dump_ops(const uint16_t *opc_buf, const uint32_t *opparam_buf)
82{
83 const uint16_t *opc_ptr;
84 const uint32_t *opparam_ptr;
85 int c, n, i;
86
87 opc_ptr = opc_buf;
88 opparam_ptr = opparam_buf;
89 for(;;) {
90 c = *opc_ptr++;
91 n = op_nb_args[c];
5fafdf24 92 fprintf(logfile, "0x%04x: %s",
d19893da
FB
93 (int)(opc_ptr - opc_buf - 1), op_str[c]);
94 for(i = 0; i < n; i++) {
95 fprintf(logfile, " 0x%x", opparam_ptr[i]);
96 }
97 fprintf(logfile, "\n");
98 if (c == INDEX_op_end)
99 break;
100 opparam_ptr += n;
101 }
102}
103
104#endif
105
c4687878
FB
106/* compute label info */
107static void dyngen_labels(long *gen_labels, int nb_gen_labels,
108 uint8_t *gen_code_buf, const uint16_t *opc_buf)
109{
110 uint8_t *gen_code_ptr;
111 int c, i;
112 unsigned long gen_code_addr[OPC_BUF_SIZE];
3b46e624 113
c4687878
FB
114 if (nb_gen_labels == 0)
115 return;
116 /* compute the address of each op code */
3b46e624 117
c4687878
FB
118 gen_code_ptr = gen_code_buf;
119 i = 0;
120 for(;;) {
121 c = opc_buf[i];
122 gen_code_addr[i] =(unsigned long)gen_code_ptr;
123 if (c == INDEX_op_end)
124 break;
125 gen_code_ptr += opc_copy_size[c];
126 i++;
127 }
3b46e624 128
c4687878
FB
129 /* compute the address of each label */
130 for(i = 0; i < nb_gen_labels; i++) {
131 gen_labels[i] = gen_code_addr[gen_labels[i]];
132 }
133}
134
d19893da 135/* return non zero if the very first instruction is invalid so that
5fafdf24 136 the virtual CPU can trigger an exception.
d19893da
FB
137
138 '*gen_code_size_ptr' contains the size of the generated code (host
139 code).
140*/
4c3a88a2 141int cpu_gen_code(CPUState *env, TranslationBlock *tb,
d19893da
FB
142 int max_code_size, int *gen_code_size_ptr)
143{
144 uint8_t *gen_code_buf;
145 int gen_code_size;
146
ec6338ba
FB
147 if (gen_intermediate_code(env, tb) < 0)
148 return -1;
149
150 /* generate machine code */
151 tb->tb_next_offset[0] = 0xffff;
152 tb->tb_next_offset[1] = 0xffff;
153 gen_code_buf = tb->tc_ptr;
4cbb86e1 154#ifdef USE_DIRECT_JUMP
ec6338ba
FB
155 /* the following two entries are optional (only used for string ops) */
156 tb->tb_jmp_offset[2] = 0xffff;
157 tb->tb_jmp_offset[3] = 0xffff;
4cbb86e1 158#endif
ec6338ba
FB
159 dyngen_labels(gen_labels, nb_gen_labels, gen_code_buf, gen_opc_buf);
160
161 gen_code_size = dyngen_code(gen_code_buf, tb->tb_next_offset,
d19893da 162#ifdef USE_DIRECT_JUMP
ec6338ba 163 tb->tb_jmp_offset,
d19893da 164#else
ec6338ba 165 NULL,
d19893da 166#endif
ec6338ba 167 gen_opc_buf, gen_opparam_buf, gen_labels);
d19893da
FB
168 *gen_code_size_ptr = gen_code_size;
169#ifdef DEBUG_DISAS
f193c797 170 if (loglevel & CPU_LOG_TB_OUT_ASM) {
d19893da 171 fprintf(logfile, "OUT: [size=%d]\n", *gen_code_size_ptr);
c4687878 172 disas(logfile, tb->tc_ptr, *gen_code_size_ptr);
d19893da
FB
173 fprintf(logfile, "\n");
174 fflush(logfile);
175 }
176#endif
177 return 0;
178}
179
5fafdf24 180/* The cpu state corresponding to 'searched_pc' is restored.
d19893da 181 */
5fafdf24 182int cpu_restore_state(TranslationBlock *tb,
58fe2f10
FB
183 CPUState *env, unsigned long searched_pc,
184 void *puc)
d19893da
FB
185{
186 int j, c;
187 unsigned long tc_ptr;
188 uint16_t *opc_ptr;
189
4c3a88a2 190 if (gen_intermediate_code_pc(env, tb) < 0)
d19893da 191 return -1;
3b46e624 192
d19893da
FB
193 /* find opc index corresponding to search_pc */
194 tc_ptr = (unsigned long)tb->tc_ptr;
195 if (searched_pc < tc_ptr)
196 return -1;
197 j = 0;
198 opc_ptr = gen_opc_buf;
199 for(;;) {
200 c = *opc_ptr;
201 if (c == INDEX_op_end)
202 return -1;
203 tc_ptr += opc_copy_size[c];
204 if (searched_pc < tc_ptr)
205 break;
206 opc_ptr++;
207 }
208 j = opc_ptr - gen_opc_buf;
209 /* now find start of instruction before */
210 while (gen_opc_instr_start[j] == 0)
211 j--;
f76af4b3
FB
212#if defined(TARGET_I386)
213 {
214 int cc_op;
3c1cf9fa 215#ifdef DEBUG_DISAS
f193c797 216 if (loglevel & CPU_LOG_TB_OP) {
3c1cf9fa 217 int i;
6e0374f6 218 fprintf(logfile, "RESTORE:\n");
3c1cf9fa
FB
219 for(i=0;i<=j; i++) {
220 if (gen_opc_instr_start[i]) {
c4687878 221 fprintf(logfile, "0x%04x: " TARGET_FMT_lx "\n", i, gen_opc_pc[i]);
3c1cf9fa
FB
222 }
223 }
5fafdf24
TS
224 fprintf(logfile, "spc=0x%08lx j=0x%x eip=" TARGET_FMT_lx " cs_base=%x\n",
225 searched_pc, j, gen_opc_pc[j] - tb->cs_base,
c4687878 226 (uint32_t)tb->cs_base);
3c1cf9fa
FB
227 }
228#endif
f76af4b3
FB
229 env->eip = gen_opc_pc[j] - tb->cs_base;
230 cc_op = gen_opc_cc_op[j];
231 if (cc_op != CC_OP_DYNAMIC)
232 env->cc_op = cc_op;
233 }
234#elif defined(TARGET_ARM)
235 env->regs[15] = gen_opc_pc[j];
d3eead2e 236#elif defined(TARGET_SPARC)
c3278b7b
FB
237 {
238 target_ulong npc;
239 env->pc = gen_opc_pc[j];
240 npc = gen_opc_npc[j];
241 if (npc == 1) {
242 /* dynamic NPC: already stored */
243 } else if (npc == 2) {
745cacc7 244 target_ulong t2 = (target_ulong)(unsigned long)puc;
c3278b7b 245 /* jump PC: use T2 and the jump targets of the translation */
5fafdf24 246 if (t2)
c3278b7b
FB
247 env->npc = gen_opc_jump_pc[0];
248 else
249 env->npc = gen_opc_jump_pc[1];
250 } else {
251 env->npc = npc;
252 }
253 }
6dca2016 254#elif defined(TARGET_PPC)
af5ad107
FB
255 {
256 int type;
257 /* for PPC, we need to look at the micro operation to get the
258 access type */
259 env->nip = gen_opc_pc[j];
260 switch(c) {
261#if defined(CONFIG_USER_ONLY)
262#define CASE3(op)\
263 case INDEX_op_ ## op ## _raw
264#else
265#define CASE3(op)\
af5ad107 266 case INDEX_op_ ## op ## _user:\
7863667f
JM
267 case INDEX_op_ ## op ## _kernel:\
268 case INDEX_op_ ## op ## _hypv
af5ad107 269#endif
3b46e624 270
af5ad107
FB
271 CASE3(stfd):
272 CASE3(stfs):
273 CASE3(lfd):
274 CASE3(lfs):
275 type = ACCESS_FLOAT;
276 break;
a541f297
FB
277 CASE3(lwarx):
278 type = ACCESS_RES;
279 break;
af5ad107
FB
280 CASE3(stwcx):
281 type = ACCESS_RES;
282 break;
283 CASE3(eciwx):
284 CASE3(ecowx):
285 type = ACCESS_EXT;
286 break;
287 default:
288 type = ACCESS_INT;
289 break;
290 }
291 env->access_type = type;
292 }
e6e5906b
PB
293#elif defined(TARGET_M68K)
294 env->pc = gen_opc_pc[j];
6af0bf9c 295#elif defined(TARGET_MIPS)
ead9360e 296 env->PC[env->current_tc] = gen_opc_pc[j];
30d6cb84
FB
297 env->hflags &= ~MIPS_HFLAG_BMASK;
298 env->hflags |= gen_opc_hflags[j];
eddf68a6
JM
299#elif defined(TARGET_ALPHA)
300 env->pc = gen_opc_pc[j];
f76af4b3 301#endif
d19893da
FB
302 return 0;
303}