]> git.proxmox.com Git - mirror_edk2.git/blame_incremental - IntelFsp2Pkg/FspSecCore/SecMain.c
projects / mirror_edk2.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
IntelFsp2Pkg: Replace BSD License with BSD+Patent License
[mirror_edk2.git] / IntelFsp2Pkg / FspSecCore / SecMain.c
... / ...
CommitLineData
1/** @file\r
2\r
3 Copyright (c) 2014 - 2019, Intel Corporation. All rights reserved.<BR>\r
4 SPDX-License-Identifier: BSD-2-Clause-Patent\r
5\r
6**/\r
7\r
8#include "SecMain.h"\r
9#include "SecFsp.h"\r
10\r
11EFI_PEI_TEMPORARY_RAM_SUPPORT_PPI gSecTemporaryRamSupportPpi = {\r
12 SecTemporaryRamSupport\r
13};\r
14\r
15EFI_PEI_PPI_DESCRIPTOR mPeiSecPlatformInformationPpi[] = {\r
16 {\r
17 EFI_PEI_PPI_DESCRIPTOR_PPI,\r
18 &gFspInApiModePpiGuid,\r
19 NULL\r
20 },\r
21 {\r
22 (EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),\r
23 &gEfiTemporaryRamSupportPpiGuid,\r
24 &gSecTemporaryRamSupportPpi\r
25 }\r
26};\r
27\r
28//\r
29// These are IDT entries pointing to 08:FFFFFFE4h.\r
30//\r
31UINT64 mIdtEntryTemplate = 0xffff8e000008ffe4ULL;\r
32\r
33/**\r
34\r
35 Entry point to the C language phase of SEC. After the SEC assembly\r
36 code has initialized some temporary memory and set up the stack,\r
37 the control is transferred to this function.\r
38\r
39\r
40 @param[in] SizeOfRam Size of the temporary memory available for use.\r
41 @param[in] TempRamBase Base address of temporary ram\r
42 @param[in] BootFirmwareVolume Base address of the Boot Firmware Volume.\r
43 @param[in] PeiCore PeiCore entry point.\r
44 @param[in] BootLoaderStack BootLoader stack.\r
45 @param[in] ApiIdx the index of API.\r
46\r
47 @return This function never returns.\r
48\r
49**/\r
50VOID\r
51EFIAPI\r
52SecStartup (\r
53 IN UINT32 SizeOfRam,\r
54 IN UINT32 TempRamBase,\r
55 IN VOID *BootFirmwareVolume,\r
56 IN PEI_CORE_ENTRY PeiCore,\r
57 IN UINT32 BootLoaderStack,\r
58 IN UINT32 ApiIdx\r
59 )\r
60{\r
61 EFI_SEC_PEI_HAND_OFF SecCoreData;\r
62 IA32_DESCRIPTOR IdtDescriptor;\r
63 SEC_IDT_TABLE IdtTableInStack;\r
64 UINT32 Index;\r
65 FSP_GLOBAL_DATA PeiFspData;\r
66 UINT64 ExceptionHandler;\r
67 UINTN IdtSize;\r
68\r
69 //\r
70 // Process all libraries constructor function linked to SecCore.\r
71 //\r
72 ProcessLibraryConstructorList ();\r
73\r
74 //\r
75 // Initialize floating point operating environment\r
76 // to be compliant with UEFI spec.\r
77 //\r
78 InitializeFloatingPointUnits ();\r
79\r
80 //\r
81 // Scenario 1 memory map when running on bootloader stack\r
82 //\r
83 // |-------------------|---->\r
84 // |Idt Table |\r
85 // |-------------------|\r
86 // |PeiService Pointer |\r
87 // |-------------------|\r
88 // | |\r
89 // | |\r
90 // | Heap |\r
91 // | |\r
92 // | |\r
93 // |-------------------|----> TempRamBase\r
94 //\r
95 //\r
96 // |-------------------|\r
97 // |Bootloader stack |----> somewhere in memory, FSP will share this stack.\r
98 // |-------------------|\r
99\r
100 //\r
101 // Scenario 2 memory map when running FSP on a separate stack\r
102 //\r
103 // |-------------------|---->\r
104 // |Idt Table |\r
105 // |-------------------|\r
106 // |PeiService Pointer | PeiStackSize\r
107 // |-------------------|\r
108 // | |\r
109 // | Stack |\r
110 // |-------------------|---->\r
111 // | |\r
112 // | |\r
113 // | Heap | PeiTemporayRamSize\r
114 // | |\r
115 // | |\r
116 // |-------------------|----> TempRamBase\r
117 IdtTableInStack.PeiService = NULL;\r
118 AsmReadIdtr (&IdtDescriptor);\r
119 if (IdtDescriptor.Base == 0) {\r
120 ExceptionHandler = FspGetExceptionHandler(mIdtEntryTemplate);\r
121 for (Index = 0; Index < FixedPcdGet8(PcdFspMaxInterruptSupported); Index ++) {\r
122 CopyMem ((VOID*)&IdtTableInStack.IdtTable[Index], (VOID*)&ExceptionHandler, sizeof (UINT64));\r
123 }\r
124 IdtSize = sizeof (IdtTableInStack.IdtTable);\r
125 } else {\r
126 IdtSize = IdtDescriptor.Limit + 1;\r
127 if (IdtSize > sizeof (IdtTableInStack.IdtTable)) {\r
128 //\r
129 // ERROR: IDT table size from boot loader is larger than FSP can support, DeadLoop here!\r
130 //\r
131 CpuDeadLoop();\r
132 } else {\r
133 CopyMem ((VOID *) (UINTN) &IdtTableInStack.IdtTable, (VOID *) IdtDescriptor.Base, IdtSize);\r
134 }\r
135 }\r
136 IdtDescriptor.Base = (UINTN) &IdtTableInStack.IdtTable;\r
137 IdtDescriptor.Limit = (UINT16)(IdtSize - 1);\r
138\r
139 AsmWriteIdtr (&IdtDescriptor);\r
140\r
141 //\r
142 // Initialize the global FSP data region\r
143 //\r
144 FspGlobalDataInit (&PeiFspData, BootLoaderStack, (UINT8)ApiIdx);\r
145\r
146 //\r
147 // Update the base address and length of Pei temporary memory\r
148 //\r
149 SecCoreData.DataSize = sizeof (EFI_SEC_PEI_HAND_OFF);\r
150 SecCoreData.BootFirmwareVolumeBase = BootFirmwareVolume;\r
151 SecCoreData.BootFirmwareVolumeSize = (UINT32)((EFI_FIRMWARE_VOLUME_HEADER *)BootFirmwareVolume)->FvLength;\r
152\r
153 SecCoreData.TemporaryRamBase = (VOID*)(UINTN) TempRamBase;\r
154 if (PcdGet8 (PcdFspHeapSizePercentage) == 0) {\r
155 SecCoreData.TemporaryRamSize = SizeOfRam; // stack size that is going to be copied to the permanent memory\r
156 SecCoreData.PeiTemporaryRamBase = SecCoreData.TemporaryRamBase;\r
157 SecCoreData.PeiTemporaryRamSize = SecCoreData.TemporaryRamSize;\r
158 SecCoreData.StackBase = (VOID *)GetFspEntryStack(); // Share the same boot loader stack\r
159 SecCoreData.StackSize = 0;\r
160 } else {\r
161 SecCoreData.TemporaryRamSize = SizeOfRam;\r
162 SecCoreData.PeiTemporaryRamBase = SecCoreData.TemporaryRamBase;\r
163 SecCoreData.PeiTemporaryRamSize = SecCoreData.TemporaryRamSize * PcdGet8 (PcdFspHeapSizePercentage) / 100;\r
164 SecCoreData.StackBase = (VOID*)(UINTN)((UINTN)SecCoreData.TemporaryRamBase + SecCoreData.PeiTemporaryRamSize);\r
165 SecCoreData.StackSize = SecCoreData.TemporaryRamSize - SecCoreData.PeiTemporaryRamSize;\r
166 }\r
167\r
168 DEBUG ((DEBUG_INFO, "Fsp BootFirmwareVolumeBase - 0x%x\n", SecCoreData.BootFirmwareVolumeBase));\r
169 DEBUG ((DEBUG_INFO, "Fsp BootFirmwareVolumeSize - 0x%x\n", SecCoreData.BootFirmwareVolumeSize));\r
170 DEBUG ((DEBUG_INFO, "Fsp TemporaryRamBase - 0x%x\n", SecCoreData.TemporaryRamBase));\r
171 DEBUG ((DEBUG_INFO, "Fsp TemporaryRamSize - 0x%x\n", SecCoreData.TemporaryRamSize));\r
172 DEBUG ((DEBUG_INFO, "Fsp PeiTemporaryRamBase - 0x%x\n", SecCoreData.PeiTemporaryRamBase));\r
173 DEBUG ((DEBUG_INFO, "Fsp PeiTemporaryRamSize - 0x%x\n", SecCoreData.PeiTemporaryRamSize));\r
174 DEBUG ((DEBUG_INFO, "Fsp StackBase - 0x%x\n", SecCoreData.StackBase));\r
175 DEBUG ((DEBUG_INFO, "Fsp StackSize - 0x%x\n", SecCoreData.StackSize));\r
176\r
177 //\r
178 // Call PeiCore Entry\r
179 //\r
180 PeiCore (&SecCoreData, mPeiSecPlatformInformationPpi);\r
181\r
182 //\r
183 // Should never be here\r
184 //\r
185 CpuDeadLoop ();\r
186}\r
187\r
188/**\r
189 This service of the TEMPORARY_RAM_SUPPORT_PPI that migrates temporary RAM into\r
190 permanent memory.\r
191\r
192 @param[in] PeiServices Pointer to the PEI Services Table.\r
193 @param[in] TemporaryMemoryBase Source Address in temporary memory from which the SEC or PEIM will copy the\r
194 Temporary RAM contents.\r
195 @param[in] PermanentMemoryBase Destination Address in permanent memory into which the SEC or PEIM will copy the\r
196 Temporary RAM contents.\r
197 @param[in] CopySize Amount of memory to migrate from temporary to permanent memory.\r
198\r
199 @retval EFI_SUCCESS The data was successfully returned.\r
200 @retval EFI_INVALID_PARAMETER PermanentMemoryBase + CopySize > TemporaryMemoryBase when\r
201 TemporaryMemoryBase > PermanentMemoryBase.\r
202\r
203**/\r
204EFI_STATUS\r
205EFIAPI\r
206SecTemporaryRamSupport (\r
207 IN CONST EFI_PEI_SERVICES **PeiServices,\r
208 IN EFI_PHYSICAL_ADDRESS TemporaryMemoryBase,\r
209 IN EFI_PHYSICAL_ADDRESS PermanentMemoryBase,\r
210 IN UINTN CopySize\r
211 )\r
212{\r
213 IA32_DESCRIPTOR IdtDescriptor;\r
214 VOID* OldHeap;\r
215 VOID* NewHeap;\r
216 VOID* OldStack;\r
217 VOID* NewStack;\r
218 UINTN HeapSize;\r
219 UINTN StackSize;\r
220\r
221 UINTN CurrentStack;\r
222 UINTN FspStackBase;\r
223\r
224 if (PcdGet8 (PcdFspHeapSizePercentage) == 0) {\r
225\r
226 CurrentStack = AsmReadEsp();\r
227 FspStackBase = (UINTN)GetFspEntryStack();\r
228\r
229 StackSize = FspStackBase - CurrentStack;\r
230 HeapSize = CopySize;\r
231\r
232 OldHeap = (VOID*)(UINTN)TemporaryMemoryBase;\r
233 NewHeap = (VOID*)((UINTN)PermanentMemoryBase);\r
234\r
235 OldStack = (VOID*)CurrentStack;\r
236 //\r
237 //The old stack is copied at the end of the stack region because stack grows down.\r
238 //\r
239 NewStack = (VOID*)((UINTN)PermanentMemoryBase - StackSize);\r
240\r
241 } else {\r
242 HeapSize = CopySize * PcdGet8 (PcdFspHeapSizePercentage) / 100 ;\r
243 StackSize = CopySize - HeapSize;\r
244\r
245 OldHeap = (VOID*)(UINTN)TemporaryMemoryBase;\r
246 NewHeap = (VOID*)((UINTN)PermanentMemoryBase + StackSize);\r
247\r
248 OldStack = (VOID*)((UINTN)TemporaryMemoryBase + HeapSize);\r
249 NewStack = (VOID*)(UINTN)PermanentMemoryBase;\r
250\r
251 }\r
252 //\r
253 // Migrate Heap\r
254 //\r
255 CopyMem (NewHeap, OldHeap, HeapSize);\r
256\r
257 //\r
258 // Migrate Stack\r
259 //\r
260 CopyMem (NewStack, OldStack, StackSize);\r
261\r
262\r
263 //\r
264 // We need *not* fix the return address because currently,\r
265 // The PeiCore is executed in flash.\r
266 //\r
267\r
268 //\r
269 // Rebase IDT table in permanent memory\r
270 //\r
271 AsmReadIdtr (&IdtDescriptor);\r
272 IdtDescriptor.Base = IdtDescriptor.Base - (UINTN)OldStack + (UINTN)NewStack;\r
273\r
274 AsmWriteIdtr (&IdtDescriptor);\r
275\r
276 //\r
277 // Fixed the FSP data pointer\r
278 //\r
279 FspDataPointerFixUp ((UINTN)NewStack - (UINTN)OldStack);\r
280\r
281 //\r
282 // SecSwitchStack function must be invoked after the memory migration\r
283 // immediately, also we need fixup the stack change caused by new call into\r
284 // permanent memory.\r
285 //\r
286 SecSwitchStack (\r
287 (UINT32) (UINTN) OldStack,\r
288 (UINT32) (UINTN) NewStack\r
289 );\r
290\r
291 return EFI_SUCCESS;\r
292}\r
EFI Development Kit II mirror for PVE