]>
Commit | Line | Data |
---|---|---|
1 | ## @file\r | |
2 | # Open Virtual Machine Firmware: FDF\r | |
3 | #\r | |
4 | # Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>\r | |
5 | #\r | |
6 | # This program and the accompanying materials\r | |
7 | # are licensed and made available under the terms and conditions of the BSD License\r | |
8 | # which accompanies this distribution. The full text of the license may be found at\r | |
9 | # http://opensource.org/licenses/bsd-license.php\r | |
10 | #\r | |
11 | # THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
12 | # WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
13 | #\r | |
14 | ##\r | |
15 | \r | |
16 | ################################################################################\r | |
17 | [FD.OVMF]\r | |
18 | BaseAddress = 0xFFF00000\r | |
19 | Size = 0x00100000\r | |
20 | ErasePolarity = 1\r | |
21 | BlockSize = 0x1000\r | |
22 | NumBlocks = 0x100\r | |
23 | \r | |
24 | 0x00000000|0x000EE000\r | |
25 | FV = FVMAIN_COMPACT\r | |
26 | \r | |
27 | 0x000EE000|0x12000\r | |
28 | FV = SECFV\r | |
29 | \r | |
30 | ################################################################################\r | |
31 | \r | |
32 | [FD.MEMFD]\r | |
33 | BaseAddress = 0x800000|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfMemFvBase\r | |
34 | Size = 0x400000|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfMemFvSize\r | |
35 | ErasePolarity = 1\r | |
36 | BlockSize = 0x10000\r | |
37 | NumBlocks = 0x40\r | |
38 | \r | |
39 | 0x0|0x400000\r | |
40 | FV = MAINFV\r | |
41 | \r | |
42 | ################################################################################\r | |
43 | \r | |
44 | [FV.SECFV]\r | |
45 | BlockSize = 0x1000\r | |
46 | FvAlignment = 16\r | |
47 | ERASE_POLARITY = 1\r | |
48 | MEMORY_MAPPED = TRUE\r | |
49 | STICKY_WRITE = TRUE\r | |
50 | LOCK_CAP = TRUE\r | |
51 | LOCK_STATUS = TRUE\r | |
52 | WRITE_DISABLED_CAP = TRUE\r | |
53 | WRITE_ENABLED_CAP = TRUE\r | |
54 | WRITE_STATUS = TRUE\r | |
55 | WRITE_LOCK_CAP = TRUE\r | |
56 | WRITE_LOCK_STATUS = TRUE\r | |
57 | READ_DISABLED_CAP = TRUE\r | |
58 | READ_ENABLED_CAP = TRUE\r | |
59 | READ_STATUS = TRUE\r | |
60 | READ_LOCK_CAP = TRUE\r | |
61 | READ_LOCK_STATUS = TRUE\r | |
62 | \r | |
63 | #\r | |
64 | # SEC Phase modules\r | |
65 | #\r | |
66 | # The code in this FV handles the initial firmware startup, and\r | |
67 | # decompresses the MAINFV which handles the majority of the boot sequence.\r | |
68 | #\r | |
69 | INF OvmfPkg/Sec/SecMain.inf\r | |
70 | \r | |
71 | INF RuleOverride=RESET_VECTOR UefiCpuPkg/ResetVector/Vtf0/Bin/ResetVector.inf\r | |
72 | \r | |
73 | ################################################################################\r | |
74 | [FV.MAINFV]\r | |
75 | BlockSize = 0x10000\r | |
76 | FvAlignment = 16\r | |
77 | ERASE_POLARITY = 1\r | |
78 | MEMORY_MAPPED = TRUE\r | |
79 | STICKY_WRITE = TRUE\r | |
80 | LOCK_CAP = TRUE\r | |
81 | LOCK_STATUS = TRUE\r | |
82 | WRITE_DISABLED_CAP = TRUE\r | |
83 | WRITE_ENABLED_CAP = TRUE\r | |
84 | WRITE_STATUS = TRUE\r | |
85 | WRITE_LOCK_CAP = TRUE\r | |
86 | WRITE_LOCK_STATUS = TRUE\r | |
87 | READ_DISABLED_CAP = TRUE\r | |
88 | READ_ENABLED_CAP = TRUE\r | |
89 | READ_STATUS = TRUE\r | |
90 | READ_LOCK_CAP = TRUE\r | |
91 | READ_LOCK_STATUS = TRUE\r | |
92 | \r | |
93 | #\r | |
94 | # Files to be placed in MAIN FV\r | |
95 | #\r | |
96 | # This firmware volume will have files placed in it uncompressed,\r | |
97 | # and then then entire firmware volume will be compressed in a\r | |
98 | # single compression operation in order to achieve better\r | |
99 | # overall compression.\r | |
100 | #\r | |
101 | \r | |
102 | APRIORI PEI {\r | |
103 | INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r | |
104 | }\r | |
105 | \r | |
106 | #\r | |
107 | # PEI Phase modules\r | |
108 | #\r | |
109 | INF MdeModulePkg/Core/Pei/PeiMain.inf\r | |
110 | INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r | |
111 | INF IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf\r | |
112 | INF OvmfPkg/PlatformPei/PlatformPei.inf\r | |
113 | INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r | |
114 | \r | |
115 | FILE FV_IMAGE = A4EF5A93-3F1B-4232-A1C4-F0910E6D1D9C {\r | |
116 | SECTION FV_IMAGE = DXEFV\r | |
117 | }\r | |
118 | \r | |
119 | ################################################################################\r | |
120 | \r | |
121 | [FV.DXEFV]\r | |
122 | BlockSize = 0x10000\r | |
123 | FvAlignment = 16\r | |
124 | ERASE_POLARITY = 1\r | |
125 | MEMORY_MAPPED = TRUE\r | |
126 | STICKY_WRITE = TRUE\r | |
127 | LOCK_CAP = TRUE\r | |
128 | LOCK_STATUS = TRUE\r | |
129 | WRITE_DISABLED_CAP = TRUE\r | |
130 | WRITE_ENABLED_CAP = TRUE\r | |
131 | WRITE_STATUS = TRUE\r | |
132 | WRITE_LOCK_CAP = TRUE\r | |
133 | WRITE_LOCK_STATUS = TRUE\r | |
134 | READ_DISABLED_CAP = TRUE\r | |
135 | READ_ENABLED_CAP = TRUE\r | |
136 | READ_STATUS = TRUE\r | |
137 | READ_LOCK_CAP = TRUE\r | |
138 | READ_LOCK_STATUS = TRUE\r | |
139 | \r | |
140 | APRIORI DXE {\r | |
141 | INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r | |
142 | }\r | |
143 | \r | |
144 | #\r | |
145 | # DXE Phase modules\r | |
146 | #\r | |
147 | INF MdeModulePkg/Core/Dxe/DxeMain.inf\r | |
148 | \r | |
149 | INF IntelFrameworkModulePkg/Universal/StatusCode/RuntimeDxe/StatusCodeRuntimeDxe.inf\r | |
150 | INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r | |
151 | \r | |
152 | INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r | |
153 | INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r | |
154 | INF MdeModulePkg/Universal/EbcDxe/EbcDxe.inf\r | |
155 | INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r | |
156 | INF PcAtChipsetPkg/8259InterruptControllerDxe/8259.inf\r | |
157 | INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r | |
158 | INF UefiCpuPkg/CpuDxe/CpuDxe.inf\r | |
159 | INF PcAtChipsetPkg/8254TimerDxe/8254Timer.inf\r | |
160 | INF PcAtChipsetPkg/PciHostBridgeDxe/PciHostBridgeDxe.inf\r | |
161 | INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r | |
162 | INF PcAtChipsetPkg/KbcResetDxe/Reset.inf\r | |
163 | INF MdeModulePkg/Universal/Metronome/Metronome.inf\r | |
164 | INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r | |
165 | \r | |
166 | INF OvmfPkg/BlockMmioToBlockIoDxe/BlockIo.inf\r | |
167 | INF OvmfPkg/EmuVariableFvbRuntimeDxe/Fvb.inf\r | |
168 | INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r | |
169 | INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r | |
170 | INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r | |
171 | INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r | |
172 | INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r | |
173 | INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r | |
174 | INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r | |
175 | INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r | |
176 | \r | |
177 | !ifndef $(SOURCE_DEBUG_ENABLE)\r | |
178 | INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r | |
179 | !endif\r | |
180 | \r | |
181 | INF IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf\r | |
182 | INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r | |
183 | INF MdeModulePkg/Universal/PrintDxe/PrintDxe.inf\r | |
184 | INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r | |
185 | INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r | |
186 | INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r | |
187 | INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf\r | |
188 | INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf\r | |
189 | INF IntelFrameworkModulePkg/Bus/Pci/IdeBusDxe/IdeBusDxe.inf\r | |
190 | INF PcAtChipsetPkg/Bus/Pci/IdeControllerDxe/IdeControllerDxe.inf\r | |
191 | INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r | |
192 | INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r | |
193 | INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r | |
194 | \r | |
195 | INF PcAtChipsetPkg/IsaAcpiDxe/IsaAcpi.inf\r | |
196 | INF IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf\r | |
197 | INF IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf\r | |
198 | INF IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf\r | |
199 | INF IntelFrameworkModulePkg/Bus/Isa/IsaFloppyDxe/IsaFloppyDxe.inf\r | |
200 | \r | |
201 | INF MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf\r | |
202 | INF MdeModulePkg/Universal/Acpi/AcpiPlatformDxe/AcpiPlatformDxe.inf\r | |
203 | INF RuleOverride=ACPITABLE OvmfPkg/AcpiTables/AcpiTables.inf\r | |
204 | INF OptionRomPkg/CirrusLogic5430Dxe/CirrusLogic5430Dxe.inf\r | |
205 | \r | |
206 | INF RuleOverride = BINARY FatBinPkg/EnhancedFatDxe/Fat.inf\r | |
207 | INF RuleOverride = BINARY EdkShellBinPkg/FullShell/FullShell.inf\r | |
208 | \r | |
209 | FILE FREEFORM = PCD(gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdLogoFile) {\r | |
210 | SECTION RAW = MdeModulePkg/Logo/Logo.bmp\r | |
211 | }\r | |
212 | \r | |
213 | #\r | |
214 | # Network modules\r | |
215 | #\r | |
216 | !if $(NETWORK_ENABLE)\r | |
217 | FILE DRIVER = 5D695E11-9B3F-4b83-B25F-4A8D5D69BE07 {\r | |
218 | SECTION PE32 = Intel3.5/EFI32/E3507E2.EFI\r | |
219 | }\r | |
220 | INF MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf\r | |
221 | INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf\r | |
222 | INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf\r | |
223 | INF MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf\r | |
224 | INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf\r | |
225 | INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf\r | |
226 | INF MdeModulePkg/Universal/Network/Ip4ConfigDxe/Ip4ConfigDxe.inf\r | |
227 | INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf\r | |
228 | INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf\r | |
229 | INF MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf\r | |
230 | INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf\r | |
231 | INF MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf\r | |
232 | INF MdeModulePkg/Universal/Network/IScsiDxe/IScsiDxe.inf\r | |
233 | !endif\r | |
234 | \r | |
235 | #\r | |
236 | # Usb Support\r | |
237 | #\r | |
238 | INF MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf\r | |
239 | INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r | |
240 | INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r | |
241 | INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r | |
242 | INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r | |
243 | \r | |
244 | ################################################################################\r | |
245 | \r | |
246 | [FV.FVMAIN_COMPACT]\r | |
247 | FvAlignment = 16\r | |
248 | ERASE_POLARITY = 1\r | |
249 | MEMORY_MAPPED = TRUE\r | |
250 | STICKY_WRITE = TRUE\r | |
251 | LOCK_CAP = TRUE\r | |
252 | LOCK_STATUS = TRUE\r | |
253 | WRITE_DISABLED_CAP = TRUE\r | |
254 | WRITE_ENABLED_CAP = TRUE\r | |
255 | WRITE_STATUS = TRUE\r | |
256 | WRITE_LOCK_CAP = TRUE\r | |
257 | WRITE_LOCK_STATUS = TRUE\r | |
258 | READ_DISABLED_CAP = TRUE\r | |
259 | READ_ENABLED_CAP = TRUE\r | |
260 | READ_STATUS = TRUE\r | |
261 | READ_LOCK_CAP = TRUE\r | |
262 | READ_LOCK_STATUS = TRUE\r | |
263 | \r | |
264 | FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r | |
265 | SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {\r | |
266 | SECTION FV_IMAGE = MAINFV\r | |
267 | }\r | |
268 | }\r | |
269 | \r | |
270 | ################################################################################\r | |
271 | \r | |
272 | [Rule.Common.SEC]\r | |
273 | FILE SEC = $(NAMED_GUID) {\r | |
274 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
275 | UI STRING ="$(MODULE_NAME)" Optional\r | |
276 | VERSION STRING ="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
277 | }\r | |
278 | \r | |
279 | [Rule.Common.PEI_CORE]\r | |
280 | FILE PEI_CORE = $(NAMED_GUID) {\r | |
281 | PE32 PE32 Align=32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
282 | UI STRING ="$(MODULE_NAME)" Optional\r | |
283 | VERSION STRING ="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
284 | }\r | |
285 | \r | |
286 | [Rule.Common.PEIM]\r | |
287 | FILE PEIM = $(NAMED_GUID) {\r | |
288 | PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r | |
289 | PE32 PE32 Align=32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
290 | UI STRING="$(MODULE_NAME)" Optional\r | |
291 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
292 | }\r | |
293 | \r | |
294 | [Rule.Common.DXE_CORE]\r | |
295 | FILE DXE_CORE = $(NAMED_GUID) {\r | |
296 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
297 | UI STRING="$(MODULE_NAME)" Optional\r | |
298 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
299 | }\r | |
300 | \r | |
301 | [Rule.Common.DXE_DRIVER]\r | |
302 | FILE DRIVER = $(NAMED_GUID) {\r | |
303 | DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r | |
304 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
305 | UI STRING="$(MODULE_NAME)" Optional\r | |
306 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
307 | }\r | |
308 | \r | |
309 | [Rule.Common.DXE_RUNTIME_DRIVER]\r | |
310 | FILE DRIVER = $(NAMED_GUID) {\r | |
311 | DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r | |
312 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
313 | UI STRING="$(MODULE_NAME)" Optional\r | |
314 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
315 | }\r | |
316 | \r | |
317 | [Rule.Common.UEFI_DRIVER]\r | |
318 | FILE DRIVER = $(NAMED_GUID) {\r | |
319 | DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r | |
320 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
321 | UI STRING="$(MODULE_NAME)" Optional\r | |
322 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
323 | }\r | |
324 | \r | |
325 | [Rule.Common.UEFI_DRIVER.BINARY]\r | |
326 | FILE DRIVER = $(NAMED_GUID) {\r | |
327 | DXE_DEPEX DXE_DEPEX Optional |.depex\r | |
328 | PE32 PE32 |.efi\r | |
329 | UI STRING="$(MODULE_NAME)" Optional\r | |
330 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
331 | }\r | |
332 | \r | |
333 | [Rule.Common.UEFI_APPLICATION]\r | |
334 | FILE APPLICATION = $(NAMED_GUID) {\r | |
335 | PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r | |
336 | UI STRING="$(MODULE_NAME)" Optional\r | |
337 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
338 | }\r | |
339 | \r | |
340 | [Rule.Common.UEFI_APPLICATION.BINARY]\r | |
341 | FILE APPLICATION = $(NAMED_GUID) {\r | |
342 | PE32 PE32 |.efi\r | |
343 | UI STRING="$(MODULE_NAME)" Optional\r | |
344 | VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r | |
345 | }\r | |
346 | \r | |
347 | [Rule.Common.USER_DEFINED.ACPITABLE]\r | |
348 | FILE FREEFORM = $(NAMED_GUID) {\r | |
349 | RAW ACPI |.acpi\r | |
350 | RAW ASL |.aml\r | |
351 | }\r | |
352 | \r | |
353 | [Rule.Common.SEC.RESET_VECTOR]\r | |
354 | FILE RAW = $(NAMED_GUID) {\r | |
355 | RAW RAW |.raw\r | |
356 | }\r | |
357 | \r | |
358 | [OptionRom.CirrusLogic5446]\r | |
359 | INF OptionRomPkg/CirrusLogic5430Dxe/CirrusLogic5430Dxe.inf {\r | |
360 | PCI_DEVICE_ID = 0x00B8\r | |
361 | }\r |