]> git.proxmox.com Git - mirror_edk2.git/blame_incremental - OvmfPkg/PlatformPei/Platform.c
projects / mirror_edk2.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
OvmfPkg: assorted whitespace removal
[mirror_edk2.git] / OvmfPkg / PlatformPei / Platform.c
... / ...
CommitLineData
1/**@file\r
2 Platform PEI driver\r
3\r
4 Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>\r
5 Copyright (c) 2011, Andrei Warkentin <andreiw@motorola.com>\r
6\r
7 This program and the accompanying materials\r
8 are licensed and made available under the terms and conditions of the BSD License\r
9 which accompanies this distribution. The full text of the license may be found at\r
10 http://opensource.org/licenses/bsd-license.php\r
11\r
12 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
13 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
14\r
15**/\r
16\r
17//\r
18// The package level header files this module uses\r
19//\r
20#include <PiPei.h>\r
21\r
22//\r
23// The Library classes this module consumes\r
24//\r
25#include <Library/DebugLib.h>\r
26#include <Library/HobLib.h>\r
27#include <Library/IoLib.h>\r
28#include <Library/MemoryAllocationLib.h>\r
29#include <Library/PcdLib.h>\r
30#include <Library/PciLib.h>\r
31#include <Library/PeimEntryPoint.h>\r
32#include <Library/PeiServicesLib.h>\r
33#include <Library/ResourcePublicationLib.h>\r
34#include <Guid/MemoryTypeInformation.h>\r
35#include <Ppi/MasterBootMode.h>\r
36\r
37#include "Platform.h"\r
38#include "Cmos.h"\r
39\r
40EFI_MEMORY_TYPE_INFORMATION mDefaultMemoryTypeInformation[] = {\r
41 { EfiACPIMemoryNVS, 0x004 },\r
42 { EfiACPIReclaimMemory, 0x008 },\r
43 { EfiReservedMemoryType, 0x004 },\r
44 { EfiRuntimeServicesData, 0x024 },\r
45 { EfiRuntimeServicesCode, 0x030 },\r
46 { EfiBootServicesCode, 0x180 },\r
47 { EfiBootServicesData, 0xF00 },\r
48 { EfiMaxMemoryType, 0x000 }\r
49};\r
50\r
51\r
52EFI_PEI_PPI_DESCRIPTOR mPpiBootMode[] = {\r
53 {\r
54 EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST,\r
55 &gEfiPeiMasterBootModePpiGuid,\r
56 NULL\r
57 }\r
58};\r
59\r
60\r
61VOID\r
62AddIoMemoryBaseSizeHob (\r
63 EFI_PHYSICAL_ADDRESS MemoryBase,\r
64 UINT64 MemorySize\r
65 )\r
66{\r
67 BuildResourceDescriptorHob (\r
68 EFI_RESOURCE_MEMORY_MAPPED_IO,\r
69 EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
70 EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
71 EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
72 EFI_RESOURCE_ATTRIBUTE_TESTED,\r
73 MemoryBase,\r
74 MemorySize\r
75 );\r
76}\r
77\r
78VOID\r
79AddReservedMemoryBaseSizeHob (\r
80 EFI_PHYSICAL_ADDRESS MemoryBase,\r
81 UINT64 MemorySize\r
82 )\r
83{\r
84 BuildResourceDescriptorHob (\r
85 EFI_RESOURCE_MEMORY_RESERVED,\r
86 EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
87 EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
88 EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
89 EFI_RESOURCE_ATTRIBUTE_TESTED,\r
90 MemoryBase,\r
91 MemorySize\r
92 );\r
93}\r
94\r
95VOID\r
96AddIoMemoryRangeHob (\r
97 EFI_PHYSICAL_ADDRESS MemoryBase,\r
98 EFI_PHYSICAL_ADDRESS MemoryLimit\r
99 )\r
100{\r
101 AddIoMemoryBaseSizeHob (MemoryBase, (UINT64)(MemoryLimit - MemoryBase));\r
102}\r
103\r
104\r
105VOID\r
106AddMemoryBaseSizeHob (\r
107 EFI_PHYSICAL_ADDRESS MemoryBase,\r
108 UINT64 MemorySize\r
109 )\r
110{\r
111 BuildResourceDescriptorHob (\r
112 EFI_RESOURCE_SYSTEM_MEMORY,\r
113 EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
114 EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
115 EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
116 EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
117 EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
118 EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE |\r
119 EFI_RESOURCE_ATTRIBUTE_TESTED,\r
120 MemoryBase,\r
121 MemorySize\r
122 );\r
123}\r
124\r
125\r
126VOID\r
127AddMemoryRangeHob (\r
128 EFI_PHYSICAL_ADDRESS MemoryBase,\r
129 EFI_PHYSICAL_ADDRESS MemoryLimit\r
130 )\r
131{\r
132 AddMemoryBaseSizeHob (MemoryBase, (UINT64)(MemoryLimit - MemoryBase));\r
133}\r
134\r
135\r
136VOID\r
137AddUntestedMemoryBaseSizeHob (\r
138 EFI_PHYSICAL_ADDRESS MemoryBase,\r
139 UINT64 MemorySize\r
140 )\r
141{\r
142 BuildResourceDescriptorHob (\r
143 EFI_RESOURCE_SYSTEM_MEMORY,\r
144 EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
145 EFI_RESOURCE_ATTRIBUTE_INITIALIZED |\r
146 EFI_RESOURCE_ATTRIBUTE_UNCACHEABLE |\r
147 EFI_RESOURCE_ATTRIBUTE_WRITE_COMBINEABLE |\r
148 EFI_RESOURCE_ATTRIBUTE_WRITE_THROUGH_CACHEABLE |\r
149 EFI_RESOURCE_ATTRIBUTE_WRITE_BACK_CACHEABLE,\r
150 MemoryBase,\r
151 MemorySize\r
152 );\r
153}\r
154\r
155\r
156VOID\r
157AddUntestedMemoryRangeHob (\r
158 EFI_PHYSICAL_ADDRESS MemoryBase,\r
159 EFI_PHYSICAL_ADDRESS MemoryLimit\r
160 )\r
161{\r
162 AddUntestedMemoryBaseSizeHob (MemoryBase, (UINT64)(MemoryLimit - MemoryBase));\r
163}\r
164\r
165\r
166VOID\r
167MemMapInitialization (\r
168 EFI_PHYSICAL_ADDRESS TopOfMemory\r
169 )\r
170{\r
171 //\r
172 // Create Memory Type Information HOB\r
173 //\r
174 BuildGuidDataHob (\r
175 &gEfiMemoryTypeInformationGuid,\r
176 mDefaultMemoryTypeInformation,\r
177 sizeof(mDefaultMemoryTypeInformation)\r
178 );\r
179\r
180 //\r
181 // Add PCI IO Port space available for PCI resource allocations.\r
182 //\r
183 BuildResourceDescriptorHob (\r
184 EFI_RESOURCE_IO,\r
185 EFI_RESOURCE_ATTRIBUTE_PRESENT |\r
186 EFI_RESOURCE_ATTRIBUTE_INITIALIZED,\r
187 0xC000,\r
188 0x4000\r
189 );\r
190\r
191 //\r
192 // Video memory + Legacy BIOS region\r
193 //\r
194 AddIoMemoryRangeHob (0x0A0000, BASE_1MB);\r
195\r
196 //\r
197 // address purpose size\r
198 // ------------ -------- -------------------------\r
199 // max(top, 2g) PCI MMIO 0xFC000000 - max(top, 2g)\r
200 // 0xFC000000 gap 44 MB\r
201 // 0xFEC00000 IO-APIC 4 KB\r
202 // 0xFEC01000 gap 1020 KB\r
203 // 0xFED00000 HPET 1 KB\r
204 // 0xFED00400 gap 1023 KB\r
205 // 0xFEE00000 LAPIC 1 MB\r
206 //\r
207 AddIoMemoryRangeHob (TopOfMemory < BASE_2GB ? BASE_2GB : TopOfMemory, 0xFC000000);\r
208 AddIoMemoryBaseSizeHob (0xFEC00000, SIZE_4KB);\r
209 AddIoMemoryBaseSizeHob (0xFED00000, SIZE_1KB);\r
210 AddIoMemoryBaseSizeHob (PcdGet32(PcdCpuLocalApicBaseAddress), SIZE_1MB);\r
211}\r
212\r
213\r
214VOID\r
215MiscInitialization (\r
216 BOOLEAN Xen\r
217 )\r
218{\r
219 //\r
220 // Disable A20 Mask\r
221 //\r
222 IoOr8 (0x92, BIT1);\r
223\r
224 //\r
225 // Build the CPU hob with 36-bit addressing and 16-bits of IO space.\r
226 //\r
227 BuildCpuHob (36, 16);\r
228\r
229 if (!Xen) {\r
230 //\r
231 // Set the PM I/O base address to 0x400\r
232 //\r
233 PciAndThenOr32 (PCI_LIB_ADDRESS (0, 1, 3, 0x40), (UINT32) ~0xfc0, 0x400);\r
234 }\r
235}\r
236\r
237\r
238VOID\r
239BootModeInitialization (\r
240 )\r
241{\r
242 EFI_STATUS Status;\r
243\r
244 Status = PeiServicesSetBootMode (BOOT_WITH_FULL_CONFIGURATION);\r
245 ASSERT_EFI_ERROR (Status);\r
246\r
247 Status = PeiServicesInstallPpi (mPpiBootMode);\r
248 ASSERT_EFI_ERROR (Status);\r
249}\r
250\r
251\r
252VOID\r
253ReserveEmuVariableNvStore (\r
254 )\r
255{\r
256 EFI_PHYSICAL_ADDRESS VariableStore;\r
257\r
258 //\r
259 // Allocate storage for NV variables early on so it will be\r
260 // at a consistent address. Since VM memory is preserved\r
261 // across reboots, this allows the NV variable storage to survive\r
262 // a VM reboot.\r
263 //\r
264 VariableStore =\r
265 (EFI_PHYSICAL_ADDRESS)(UINTN)\r
266 AllocateRuntimePool (\r
267 2 * PcdGet32 (PcdFlashNvStorageFtwSpareSize)\r
268 );\r
269 DEBUG ((EFI_D_INFO,\r
270 "Reserved variable store memory: 0x%lX; size: %dkb\n",\r
271 VariableStore,\r
272 (2 * PcdGet32 (PcdFlashNvStorageFtwSpareSize)) / 1024\r
273 ));\r
274 PcdSet64 (PcdEmuVariableNvStoreReserved, VariableStore);\r
275}\r
276\r
277\r
278VOID\r
279DebugDumpCmos (\r
280 VOID\r
281 )\r
282{\r
283 UINTN Loop;\r
284\r
285 DEBUG ((EFI_D_INFO, "CMOS:\n"));\r
286\r
287 for (Loop = 0; Loop < 0x80; Loop++) {\r
288 if ((Loop % 0x10) == 0) {\r
289 DEBUG ((EFI_D_INFO, "%02x:", Loop));\r
290 }\r
291 DEBUG ((EFI_D_INFO, " %02x", CmosRead8 (Loop)));\r
292 if ((Loop % 0x10) == 0xf) {\r
293 DEBUG ((EFI_D_INFO, "\n"));\r
294 }\r
295 }\r
296}\r
297\r
298\r
299/**\r
300 Perform Platform PEI initialization.\r
301\r
302 @param FileHandle Handle of the file being invoked.\r
303 @param PeiServices Describes the list of possible PEI Services.\r
304\r
305 @return EFI_SUCCESS The PEIM initialized successfully.\r
306\r
307**/\r
308EFI_STATUS\r
309EFIAPI\r
310InitializePlatform (\r
311 IN EFI_PEI_FILE_HANDLE FileHandle,\r
312 IN CONST EFI_PEI_SERVICES **PeiServices\r
313 )\r
314{\r
315 EFI_STATUS Status;\r
316 EFI_PHYSICAL_ADDRESS TopOfMemory;\r
317 BOOLEAN Xen;\r
318\r
319 DEBUG ((EFI_D_ERROR, "Platform PEIM Loaded\n"));\r
320\r
321 DebugDumpCmos ();\r
322\r
323 TopOfMemory = MemDetect ();\r
324\r
325 Status = InitializeXen ();\r
326 Xen = EFI_ERROR (Status) ? FALSE : TRUE;\r
327\r
328 ReserveEmuVariableNvStore ();\r
329\r
330 PeiFvInitialization ();\r
331\r
332 MemMapInitialization (TopOfMemory);\r
333\r
334 MiscInitialization (Xen);\r
335\r
336 BootModeInitialization ();\r
337\r
338 return EFI_SUCCESS;\r
339}\r
EFI Development Kit II mirror for PVE