]>
Commit | Line | Data |
---|---|---|
1 | /**@file\r | |
2 | This contains the installation function for the driver.\r | |
3 | \r | |
4 | Copyright (c) 2005 - 2009, Intel Corporation \r | |
5 | All rights reserved. This program and the accompanying materials \r | |
6 | are licensed and made available under the terms and conditions of the BSD License \r | |
7 | which accompanies this distribution. The full text of the license may be found at \r | |
8 | http://opensource.org/licenses/bsd-license.php \r | |
9 | \r | |
10 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r | |
11 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r | |
12 | \r | |
13 | **/\r | |
14 | \r | |
15 | #include "8259.h"\r | |
16 | \r | |
17 | //\r | |
18 | // Global for the Legacy 8259 Protocol that is produced by this driver\r | |
19 | //\r | |
20 | EFI_LEGACY_8259_PROTOCOL m8259 = {\r | |
21 | Interrupt8259SetVectorBase,\r | |
22 | Interrupt8259GetMask,\r | |
23 | Interrupt8259SetMask,\r | |
24 | Interrupt8259SetMode,\r | |
25 | Interrupt8259GetVector,\r | |
26 | Interrupt8259EnableIrq,\r | |
27 | Interrupt8259DisableIrq,\r | |
28 | Interrupt8259GetInterruptLine,\r | |
29 | Interrupt8259EndOfInterrupt\r | |
30 | };\r | |
31 | \r | |
32 | //\r | |
33 | // Global for the handle that the Legacy 8259 Protocol is installed\r | |
34 | //\r | |
35 | EFI_HANDLE m8259Handle = NULL;\r | |
36 | \r | |
37 | UINT8 mMasterBase = 0xff;\r | |
38 | UINT8 mSlaveBase = 0xff;\r | |
39 | EFI_8259_MODE mMode = Efi8259ProtectedMode;\r | |
40 | UINT16 mProtectedModeMask = 0xffff;\r | |
41 | UINT16 mLegacyModeMask = FixedPcdGet16(Pcd8259LegacyModeMask);\r | |
42 | UINT16 mProtectedModeEdgeLevel = 0x0000;\r | |
43 | UINT16 mLegacyModeEdgeLevel = FixedPcdGet16(Pcd8259LegacyModeEdgeLevel);\r | |
44 | \r | |
45 | //\r | |
46 | // Worker Functions\r | |
47 | //\r | |
48 | \r | |
49 | /**\r | |
50 | Write to mask and edge/level triggered registers of master and slave PICs.\r | |
51 | \r | |
52 | @param[in] Mask low byte for master PIC mask register,\r | |
53 | high byte for slave PIC mask register.\r | |
54 | @param[in] EdgeLevel low byte for master PIC edge/level triggered register,\r | |
55 | high byte for slave PIC edge/level triggered register.\r | |
56 | \r | |
57 | **/\r | |
58 | VOID\r | |
59 | Interrupt8259WriteMask (\r | |
60 | IN UINT16 Mask,\r | |
61 | IN UINT16 EdgeLevel\r | |
62 | )\r | |
63 | {\r | |
64 | IoWrite8 (LEGACY_8259_MASK_REGISTER_MASTER, (UINT8) Mask);\r | |
65 | IoWrite8 (LEGACY_8259_MASK_REGISTER_SLAVE, (UINT8) (Mask >> 8));\r | |
66 | IoWrite8 (LEGACY_8259_EDGE_LEVEL_TRIGGERED_REGISTER_MASTER, (UINT8) EdgeLevel);\r | |
67 | IoWrite8 (LEGACY_8259_EDGE_LEVEL_TRIGGERED_REGISTER_SLAVE, (UINT8) (EdgeLevel >> 8));\r | |
68 | }\r | |
69 | \r | |
70 | /**\r | |
71 | Read from mask and edge/level triggered registers of master and slave PICs.\r | |
72 | \r | |
73 | @param[out] Mask low byte for master PIC mask register,\r | |
74 | high byte for slave PIC mask register.\r | |
75 | @param[out] EdgeLevel low byte for master PIC edge/level triggered register,\r | |
76 | high byte for slave PIC edge/level triggered register.\r | |
77 | \r | |
78 | **/\r | |
79 | VOID\r | |
80 | Interrupt8259ReadMask (\r | |
81 | OUT UINT16 *Mask,\r | |
82 | OUT UINT16 *EdgeLevel\r | |
83 | )\r | |
84 | {\r | |
85 | UINT16 MasterValue;\r | |
86 | UINT16 SlaveValue;\r | |
87 | \r | |
88 | if (Mask != NULL) {\r | |
89 | MasterValue = IoRead8 (LEGACY_8259_MASK_REGISTER_MASTER);\r | |
90 | SlaveValue = IoRead8 (LEGACY_8259_MASK_REGISTER_SLAVE);\r | |
91 | \r | |
92 | *Mask = (UINT16) (MasterValue | (SlaveValue << 8));\r | |
93 | }\r | |
94 | \r | |
95 | if (EdgeLevel != NULL) {\r | |
96 | MasterValue = IoRead8 (LEGACY_8259_EDGE_LEVEL_TRIGGERED_REGISTER_MASTER);\r | |
97 | SlaveValue = IoRead8 (LEGACY_8259_EDGE_LEVEL_TRIGGERED_REGISTER_SLAVE);\r | |
98 | \r | |
99 | *EdgeLevel = (UINT16) (MasterValue | (SlaveValue << 8));\r | |
100 | }\r | |
101 | }\r | |
102 | \r | |
103 | //\r | |
104 | // Legacy 8259 Protocol Interface Functions\r | |
105 | //\r | |
106 | \r | |
107 | /**\r | |
108 | Sets the base address for the 8259 master and slave PICs.\r | |
109 | \r | |
110 | @param[in] This Indicates the EFI_LEGACY_8259_PROTOCOL instance.\r | |
111 | @param[in] MasterBase Interrupt vectors for IRQ0-IRQ7.\r | |
112 | @param[in] SlaveBase Interrupt vectors for IRQ8-IRQ15.\r | |
113 | \r | |
114 | @retval EFI_SUCCESS The 8259 PIC was programmed successfully.\r | |
115 | @retval EFI_DEVICE_ERROR There was an error while writing to the 8259 PIC.\r | |
116 | \r | |
117 | **/\r | |
118 | EFI_STATUS\r | |
119 | EFIAPI\r | |
120 | Interrupt8259SetVectorBase (\r | |
121 | IN EFI_LEGACY_8259_PROTOCOL *This,\r | |
122 | IN UINT8 MasterBase,\r | |
123 | IN UINT8 SlaveBase\r | |
124 | )\r | |
125 | {\r | |
126 | UINT8 Mask;\r | |
127 | \r | |
128 | //\r | |
129 | // Set vector base for slave PIC\r | |
130 | //\r | |
131 | if (SlaveBase != mSlaveBase) {\r | |
132 | mSlaveBase = SlaveBase;\r | |
133 | \r | |
134 | //\r | |
135 | // Initialization sequence is needed for setting vector base.\r | |
136 | //\r | |
137 | \r | |
138 | //\r | |
139 | // Preserve interrtup mask register before initialization sequence\r | |
140 | // because it will be cleared during intialization\r | |
141 | //\r | |
142 | Mask = IoRead8 (LEGACY_8259_MASK_REGISTER_SLAVE);\r | |
143 | \r | |
144 | //\r | |
145 | // ICW1: cascade mode, ICW4 write required\r | |
146 | //\r | |
147 | IoWrite8 (LEGACY_8259_CONTROL_REGISTER_SLAVE, 0x11);\r | |
148 | \r | |
149 | //\r | |
150 | // ICW2: new vector base (must be multiple of 8)\r | |
151 | //\r | |
152 | IoWrite8 (LEGACY_8259_MASK_REGISTER_SLAVE, mSlaveBase);\r | |
153 | \r | |
154 | //\r | |
155 | // ICW3: slave indentification code must be 2\r | |
156 | //\r | |
157 | IoWrite8 (LEGACY_8259_MASK_REGISTER_SLAVE, 0x02);\r | |
158 | \r | |
159 | //\r | |
160 | // ICW4: fully nested mode, non-buffered mode, normal EOI, IA processor\r | |
161 | //\r | |
162 | IoWrite8 (LEGACY_8259_MASK_REGISTER_SLAVE, 0x01);\r | |
163 | \r | |
164 | //\r | |
165 | // Restore interrupt mask register\r | |
166 | //\r | |
167 | IoWrite8 (LEGACY_8259_MASK_REGISTER_SLAVE, Mask);\r | |
168 | }\r | |
169 | \r | |
170 | //\r | |
171 | // Set vector base for master PIC\r | |
172 | //\r | |
173 | if (MasterBase != mMasterBase) {\r | |
174 | mMasterBase = MasterBase;\r | |
175 | \r | |
176 | //\r | |
177 | // Initialization sequence is needed for setting vector base.\r | |
178 | //\r | |
179 | \r | |
180 | //\r | |
181 | // Preserve interrtup mask register before initialization sequence\r | |
182 | // because it will be cleared during intialization\r | |
183 | //\r | |
184 | Mask = IoRead8 (LEGACY_8259_MASK_REGISTER_MASTER);\r | |
185 | \r | |
186 | //\r | |
187 | // ICW1: cascade mode, ICW4 write required\r | |
188 | //\r | |
189 | IoWrite8 (LEGACY_8259_CONTROL_REGISTER_MASTER, 0x11);\r | |
190 | \r | |
191 | //\r | |
192 | // ICW2: new vector base (must be multiple of 8)\r | |
193 | //\r | |
194 | IoWrite8 (LEGACY_8259_MASK_REGISTER_MASTER, mMasterBase);\r | |
195 | \r | |
196 | //\r | |
197 | // ICW3: slave PIC is cascaded on IRQ2\r | |
198 | //\r | |
199 | IoWrite8 (LEGACY_8259_MASK_REGISTER_MASTER, 0x04);\r | |
200 | \r | |
201 | //\r | |
202 | // ICW4: fully nested mode, non-buffered mode, normal EOI, IA processor\r | |
203 | //\r | |
204 | IoWrite8 (LEGACY_8259_MASK_REGISTER_MASTER, 0x01);\r | |
205 | \r | |
206 | //\r | |
207 | // Restore interrupt mask register\r | |
208 | //\r | |
209 | IoWrite8 (LEGACY_8259_MASK_REGISTER_MASTER, Mask);\r | |
210 | }\r | |
211 | \r | |
212 | IoWrite8 (LEGACY_8259_CONTROL_REGISTER_SLAVE, LEGACY_8259_EOI);\r | |
213 | IoWrite8 (LEGACY_8259_CONTROL_REGISTER_MASTER, LEGACY_8259_EOI);\r | |
214 | \r | |
215 | return EFI_SUCCESS;\r | |
216 | }\r | |
217 | \r | |
218 | /**\r | |
219 | Gets the current 16-bit real mode and 32-bit protected-mode IRQ masks.\r | |
220 | \r | |
221 | @param[in] This Indicates the EFI_LEGACY_8259_PROTOCOL instance.\r | |
222 | @param[out] LegacyMask 16-bit mode interrupt mask for IRQ0-IRQ15.\r | |
223 | @param[out] LegacyEdgeLevel 16-bit mode edge/level mask for IRQ-IRQ15.\r | |
224 | @param[out] ProtectedMask 32-bit mode interrupt mask for IRQ0-IRQ15.\r | |
225 | @param[out] ProtectedEdgeLevel 32-bit mode edge/level mask for IRQ0-IRQ15.\r | |
226 | \r | |
227 | @retval EFI_SUCCESS The 8259 PIC was programmed successfully.\r | |
228 | @retval EFI_DEVICE_ERROR There was an error while reading the 8259 PIC.\r | |
229 | \r | |
230 | **/\r | |
231 | EFI_STATUS\r | |
232 | EFIAPI\r | |
233 | Interrupt8259GetMask (\r | |
234 | IN EFI_LEGACY_8259_PROTOCOL *This,\r | |
235 | OUT UINT16 *LegacyMask, OPTIONAL\r | |
236 | OUT UINT16 *LegacyEdgeLevel, OPTIONAL\r | |
237 | OUT UINT16 *ProtectedMask, OPTIONAL\r | |
238 | OUT UINT16 *ProtectedEdgeLevel OPTIONAL\r | |
239 | )\r | |
240 | {\r | |
241 | if (LegacyMask != NULL) {\r | |
242 | *LegacyMask = mLegacyModeMask;\r | |
243 | }\r | |
244 | \r | |
245 | if (LegacyEdgeLevel != NULL) {\r | |
246 | *LegacyEdgeLevel = mLegacyModeEdgeLevel;\r | |
247 | }\r | |
248 | \r | |
249 | if (ProtectedMask != NULL) {\r | |
250 | *ProtectedMask = mProtectedModeMask;\r | |
251 | }\r | |
252 | \r | |
253 | if (ProtectedEdgeLevel != NULL) {\r | |
254 | *ProtectedEdgeLevel = mProtectedModeEdgeLevel;\r | |
255 | }\r | |
256 | \r | |
257 | return EFI_SUCCESS;\r | |
258 | }\r | |
259 | \r | |
260 | /**\r | |
261 | Sets the current 16-bit real mode and 32-bit protected-mode IRQ masks.\r | |
262 | \r | |
263 | @param[in] This Indicates the EFI_LEGACY_8259_PROTOCOL instance.\r | |
264 | @param[in] LegacyMask 16-bit mode interrupt mask for IRQ0-IRQ15.\r | |
265 | @param[in] LegacyEdgeLevel 16-bit mode edge/level mask for IRQ-IRQ15.\r | |
266 | @param[in] ProtectedMask 32-bit mode interrupt mask for IRQ0-IRQ15.\r | |
267 | @param[in] ProtectedEdgeLevel 32-bit mode edge/level mask for IRQ0-IRQ15.\r | |
268 | \r | |
269 | @retval EFI_SUCCESS The 8259 PIC was programmed successfully.\r | |
270 | @retval EFI_DEVICE_ERROR There was an error while writing the 8259 PIC.\r | |
271 | \r | |
272 | **/\r | |
273 | EFI_STATUS\r | |
274 | EFIAPI\r | |
275 | Interrupt8259SetMask (\r | |
276 | IN EFI_LEGACY_8259_PROTOCOL *This,\r | |
277 | IN UINT16 *LegacyMask, OPTIONAL\r | |
278 | IN UINT16 *LegacyEdgeLevel, OPTIONAL\r | |
279 | IN UINT16 *ProtectedMask, OPTIONAL\r | |
280 | IN UINT16 *ProtectedEdgeLevel OPTIONAL\r | |
281 | )\r | |
282 | {\r | |
283 | if (LegacyMask != NULL) {\r | |
284 | mLegacyModeMask = *LegacyMask;\r | |
285 | }\r | |
286 | \r | |
287 | if (LegacyEdgeLevel != NULL) {\r | |
288 | mLegacyModeEdgeLevel = *LegacyEdgeLevel;\r | |
289 | }\r | |
290 | \r | |
291 | if (ProtectedMask != NULL) {\r | |
292 | mProtectedModeMask = *ProtectedMask;\r | |
293 | }\r | |
294 | \r | |
295 | if (ProtectedEdgeLevel != NULL) {\r | |
296 | mProtectedModeEdgeLevel = *ProtectedEdgeLevel;\r | |
297 | }\r | |
298 | \r | |
299 | return EFI_SUCCESS;\r | |
300 | }\r | |
301 | \r | |
302 | /**\r | |
303 | Sets the mode of the PICs.\r | |
304 | \r | |
305 | @param[in] This Indicates the EFI_LEGACY_8259_PROTOCOL instance.\r | |
306 | @param[in] Mode 16-bit real or 32-bit protected mode.\r | |
307 | @param[in] Mask The value with which to set the interrupt mask.\r | |
308 | @param[in] EdgeLevel The value with which to set the edge/level mask.\r | |
309 | \r | |
310 | @retval EFI_SUCCESS The mode was set successfully.\r | |
311 | @retval EFI_INVALID_PARAMETER The mode was not set.\r | |
312 | \r | |
313 | **/\r | |
314 | EFI_STATUS\r | |
315 | EFIAPI\r | |
316 | Interrupt8259SetMode (\r | |
317 | IN EFI_LEGACY_8259_PROTOCOL *This,\r | |
318 | IN EFI_8259_MODE Mode,\r | |
319 | IN UINT16 *Mask, OPTIONAL\r | |
320 | IN UINT16 *EdgeLevel OPTIONAL\r | |
321 | )\r | |
322 | {\r | |
323 | if (Mode == mMode) {\r | |
324 | return EFI_SUCCESS;\r | |
325 | }\r | |
326 | \r | |
327 | if (Mode == Efi8259LegacyMode) {\r | |
328 | //\r | |
329 | // In Efi8259ProtectedMode, mask and edge/level trigger registers should\r | |
330 | // be changed through this protocol, so we can track them in the\r | |
331 | // corresponding module variables.\r | |
332 | //\r | |
333 | Interrupt8259ReadMask (&mProtectedModeMask, &mProtectedModeEdgeLevel);\r | |
334 | \r | |
335 | if (Mask != NULL) {\r | |
336 | //\r | |
337 | // Update the Mask for the new mode\r | |
338 | //\r | |
339 | mLegacyModeMask = *Mask;\r | |
340 | }\r | |
341 | \r | |
342 | if (EdgeLevel != NULL) {\r | |
343 | //\r | |
344 | // Update the Edge/Level triggered mask for the new mode\r | |
345 | //\r | |
346 | mLegacyModeEdgeLevel = *EdgeLevel;\r | |
347 | }\r | |
348 | \r | |
349 | mMode = Mode;\r | |
350 | \r | |
351 | //\r | |
352 | // Write new legacy mode mask/trigger level\r | |
353 | //\r | |
354 | Interrupt8259WriteMask (mLegacyModeMask, mLegacyModeEdgeLevel);\r | |
355 | \r | |
356 | return EFI_SUCCESS;\r | |
357 | }\r | |
358 | \r | |
359 | if (Mode == Efi8259ProtectedMode) {\r | |
360 | //\r | |
361 | // Save the legacy mode mask/trigger level\r | |
362 | //\r | |
363 | Interrupt8259ReadMask (&mLegacyModeMask, &mLegacyModeEdgeLevel);\r | |
364 | //\r | |
365 | // Always force Timer to be enabled after return from 16-bit code.\r | |
366 | // This always insures that on next entry, timer is counting.\r | |
367 | //\r | |
368 | mLegacyModeMask &= 0xFFFE;\r | |
369 | \r | |
370 | if (Mask != NULL) {\r | |
371 | //\r | |
372 | // Update the Mask for the new mode\r | |
373 | //\r | |
374 | mProtectedModeMask = *Mask;\r | |
375 | }\r | |
376 | \r | |
377 | if (EdgeLevel != NULL) {\r | |
378 | //\r | |
379 | // Update the Edge/Level triggered mask for the new mode\r | |
380 | //\r | |
381 | mProtectedModeEdgeLevel = *EdgeLevel;\r | |
382 | }\r | |
383 | \r | |
384 | mMode = Mode;\r | |
385 | \r | |
386 | //\r | |
387 | // Write new protected mode mask/trigger level\r | |
388 | //\r | |
389 | Interrupt8259WriteMask (mProtectedModeMask, mProtectedModeEdgeLevel);\r | |
390 | \r | |
391 | return EFI_SUCCESS;\r | |
392 | }\r | |
393 | \r | |
394 | return EFI_INVALID_PARAMETER;\r | |
395 | }\r | |
396 | \r | |
397 | /**\r | |
398 | Translates the IRQ into a vector.\r | |
399 | \r | |
400 | @param[in] This Indicates the EFI_LEGACY_8259_PROTOCOL instance.\r | |
401 | @param[in] Irq IRQ0-IRQ15.\r | |
402 | @param[out] Vector The vector that is assigned to the IRQ.\r | |
403 | \r | |
404 | @retval EFI_SUCCESS The Vector that matches Irq was returned.\r | |
405 | @retval EFI_INVALID_PARAMETER Irq is not valid.\r | |
406 | \r | |
407 | **/\r | |
408 | EFI_STATUS\r | |
409 | EFIAPI\r | |
410 | Interrupt8259GetVector (\r | |
411 | IN EFI_LEGACY_8259_PROTOCOL *This,\r | |
412 | IN EFI_8259_IRQ Irq,\r | |
413 | OUT UINT8 *Vector\r | |
414 | )\r | |
415 | {\r | |
416 | if (Irq < Efi8259Irq0 || Irq > Efi8259Irq15) {\r | |
417 | return EFI_INVALID_PARAMETER;\r | |
418 | }\r | |
419 | \r | |
420 | if (Irq <= Efi8259Irq7) {\r | |
421 | *Vector = (UINT8) (mMasterBase + Irq);\r | |
422 | } else {\r | |
423 | *Vector = (UINT8) (mSlaveBase + (Irq - Efi8259Irq8));\r | |
424 | }\r | |
425 | \r | |
426 | return EFI_SUCCESS;\r | |
427 | }\r | |
428 | \r | |
429 | /**\r | |
430 | Enables the specified IRQ.\r | |
431 | \r | |
432 | @param[in] This Indicates the EFI_LEGACY_8259_PROTOCOL instance.\r | |
433 | @param[in] Irq IRQ0-IRQ15.\r | |
434 | @param[in] LevelTriggered 0 = Edge triggered; 1 = Level triggered.\r | |
435 | \r | |
436 | @retval EFI_SUCCESS The Irq was enabled on the 8259 PIC.\r | |
437 | @retval EFI_INVALID_PARAMETER The Irq is not valid.\r | |
438 | \r | |
439 | **/\r | |
440 | EFI_STATUS\r | |
441 | EFIAPI\r | |
442 | Interrupt8259EnableIrq (\r | |
443 | IN EFI_LEGACY_8259_PROTOCOL *This,\r | |
444 | IN EFI_8259_IRQ Irq,\r | |
445 | IN BOOLEAN LevelTriggered\r | |
446 | )\r | |
447 | {\r | |
448 | if (Irq < Efi8259Irq0 || Irq > Efi8259Irq15) {\r | |
449 | return EFI_INVALID_PARAMETER;\r | |
450 | }\r | |
451 | \r | |
452 | mProtectedModeMask = (UINT16) (mProtectedModeMask & ~(1 << Irq));\r | |
453 | if (LevelTriggered) {\r | |
454 | mProtectedModeEdgeLevel = (UINT16) (mProtectedModeEdgeLevel | (1 << Irq));\r | |
455 | } else {\r | |
456 | mProtectedModeEdgeLevel = (UINT16) (mProtectedModeEdgeLevel & ~(1 << Irq));\r | |
457 | }\r | |
458 | \r | |
459 | Interrupt8259WriteMask (mProtectedModeMask, mProtectedModeEdgeLevel);\r | |
460 | \r | |
461 | return EFI_SUCCESS;\r | |
462 | }\r | |
463 | \r | |
464 | /**\r | |
465 | Disables the specified IRQ.\r | |
466 | \r | |
467 | @param[in] This Indicates the EFI_LEGACY_8259_PROTOCOL instance.\r | |
468 | @param[in] Irq IRQ0-IRQ15.\r | |
469 | \r | |
470 | @retval EFI_SUCCESS The Irq was disabled on the 8259 PIC.\r | |
471 | @retval EFI_INVALID_PARAMETER The Irq is not valid.\r | |
472 | \r | |
473 | **/\r | |
474 | EFI_STATUS\r | |
475 | EFIAPI\r | |
476 | Interrupt8259DisableIrq (\r | |
477 | IN EFI_LEGACY_8259_PROTOCOL *This,\r | |
478 | IN EFI_8259_IRQ Irq\r | |
479 | )\r | |
480 | {\r | |
481 | if (Irq < Efi8259Irq0 || Irq > Efi8259Irq15) {\r | |
482 | return EFI_INVALID_PARAMETER;\r | |
483 | }\r | |
484 | \r | |
485 | mProtectedModeMask = (UINT16) (mProtectedModeMask | (1 << Irq));\r | |
486 | \r | |
487 | mProtectedModeEdgeLevel = (UINT16) (mProtectedModeEdgeLevel & ~(1 << Irq));\r | |
488 | \r | |
489 | Interrupt8259WriteMask (mProtectedModeMask, mProtectedModeEdgeLevel);\r | |
490 | \r | |
491 | return EFI_SUCCESS;\r | |
492 | }\r | |
493 | \r | |
494 | /**\r | |
495 | Reads the PCI configuration space to get the interrupt number that is assigned to the card.\r | |
496 | \r | |
497 | @param[in] This Indicates the EFI_LEGACY_8259_PROTOCOL instance.\r | |
498 | @param[in] PciHandle PCI function for which to return the vector.\r | |
499 | @param[out] Vector IRQ number that corresponds to the interrupt line.\r | |
500 | \r | |
501 | @retval EFI_SUCCESS The interrupt line value was read successfully.\r | |
502 | \r | |
503 | **/\r | |
504 | EFI_STATUS\r | |
505 | EFIAPI\r | |
506 | Interrupt8259GetInterruptLine (\r | |
507 | IN EFI_LEGACY_8259_PROTOCOL *This,\r | |
508 | IN EFI_HANDLE PciHandle,\r | |
509 | OUT UINT8 *Vector\r | |
510 | )\r | |
511 | {\r | |
512 | EFI_PCI_IO_PROTOCOL *PciIo;\r | |
513 | UINT8 InterruptLine;\r | |
514 | EFI_STATUS Status;\r | |
515 | \r | |
516 | Status = gBS->HandleProtocol (\r | |
517 | PciHandle,\r | |
518 | &gEfiPciIoProtocolGuid,\r | |
519 | (VOID **) &PciIo\r | |
520 | );\r | |
521 | if (EFI_ERROR (Status)) {\r | |
522 | return EFI_INVALID_PARAMETER;\r | |
523 | }\r | |
524 | \r | |
525 | PciIo->Pci.Read (\r | |
526 | PciIo,\r | |
527 | EfiPciIoWidthUint8,\r | |
528 | PCI_INT_LINE_OFFSET,\r | |
529 | 1,\r | |
530 | &InterruptLine\r | |
531 | );\r | |
532 | //\r | |
533 | // Interrupt line is same location for standard PCI cards, standard\r | |
534 | // bridge and CardBus bridge.\r | |
535 | //\r | |
536 | *Vector = InterruptLine;\r | |
537 | \r | |
538 | return EFI_SUCCESS;\r | |
539 | }\r | |
540 | \r | |
541 | /**\r | |
542 | Issues the End of Interrupt (EOI) commands to PICs.\r | |
543 | \r | |
544 | @param[in] This Indicates the EFI_LEGACY_8259_PROTOCOL instance.\r | |
545 | @param[in] Irq The interrupt for which to issue the EOI command.\r | |
546 | \r | |
547 | @retval EFI_SUCCESS The EOI command was issued.\r | |
548 | @retval EFI_INVALID_PARAMETER The Irq is not valid.\r | |
549 | \r | |
550 | **/\r | |
551 | EFI_STATUS\r | |
552 | EFIAPI\r | |
553 | Interrupt8259EndOfInterrupt (\r | |
554 | IN EFI_LEGACY_8259_PROTOCOL *This,\r | |
555 | IN EFI_8259_IRQ Irq\r | |
556 | )\r | |
557 | {\r | |
558 | if (Irq < Efi8259Irq0 || Irq > Efi8259Irq15) {\r | |
559 | return EFI_INVALID_PARAMETER;\r | |
560 | }\r | |
561 | \r | |
562 | if (Irq >= Efi8259Irq8) {\r | |
563 | IoWrite8 (LEGACY_8259_CONTROL_REGISTER_SLAVE, LEGACY_8259_EOI);\r | |
564 | }\r | |
565 | \r | |
566 | IoWrite8 (LEGACY_8259_CONTROL_REGISTER_MASTER, LEGACY_8259_EOI);\r | |
567 | \r | |
568 | return EFI_SUCCESS;\r | |
569 | }\r | |
570 | \r | |
571 | /**\r | |
572 | Driver Entry point.\r | |
573 | \r | |
574 | @param[in] ImageHandle ImageHandle of the loaded driver.\r | |
575 | @param[in] SystemTable Pointer to the EFI System Table.\r | |
576 | \r | |
577 | @retval EFI_SUCCESS One or more of the drivers returned a success code.\r | |
578 | @retval !EFI_SUCCESS Error installing Legacy 8259 Protocol.\r | |
579 | \r | |
580 | **/\r | |
581 | EFI_STATUS\r | |
582 | EFIAPI\r | |
583 | Install8259 (\r | |
584 | IN EFI_HANDLE ImageHandle,\r | |
585 | IN EFI_SYSTEM_TABLE *SystemTable\r | |
586 | )\r | |
587 | {\r | |
588 | EFI_STATUS Status;\r | |
589 | EFI_8259_IRQ Irq;\r | |
590 | \r | |
591 | //\r | |
592 | // Clear all pending interrupt\r | |
593 | //\r | |
594 | for (Irq = Efi8259Irq0; Irq <= Efi8259Irq15; Irq++) {\r | |
595 | Interrupt8259EndOfInterrupt (&m8259, Irq);\r | |
596 | }\r | |
597 | \r | |
598 | //\r | |
599 | // Set the 8259 Master base to 0x68 and the 8259 Slave base to 0x70\r | |
600 | //\r | |
601 | Status = Interrupt8259SetVectorBase (&m8259, PROTECTED_MODE_BASE_VECTOR_MASTER, PROTECTED_MODE_BASE_VECTOR_SLAVE);\r | |
602 | \r | |
603 | //\r | |
604 | // Set all 8259 interrupts to edge triggered and disabled\r | |
605 | //\r | |
606 | Interrupt8259WriteMask (mProtectedModeMask, mProtectedModeEdgeLevel);\r | |
607 | \r | |
608 | //\r | |
609 | // Install 8259 Protocol onto a new handle\r | |
610 | //\r | |
611 | Status = gBS->InstallProtocolInterface (\r | |
612 | &m8259Handle,\r | |
613 | &gEfiLegacy8259ProtocolGuid,\r | |
614 | EFI_NATIVE_INTERFACE,\r | |
615 | &m8259\r | |
616 | );\r | |
617 | return Status;\r | |
618 | }\r | |
619 | \r |