]> git.proxmox.com Git - mirror_ubuntu-disco-kernel.git/blame_incremental - arch/x86/include/asm/io_apic.h
x86, ACPI, irq: Fix possible eror in GSI to IRQ mapping for legacy IRQ
[mirror_ubuntu-disco-kernel.git] / arch / x86 / include / asm / io_apic.h
... / ...
CommitLineData
1#ifndef _ASM_X86_IO_APIC_H
2#define _ASM_X86_IO_APIC_H
3
4#include <linux/types.h>
5#include <asm/mpspec.h>
6#include <asm/apicdef.h>
7#include <asm/irq_vectors.h>
8#include <asm/x86_init.h>
9/*
10 * Intel IO-APIC support for SMP and UP systems.
11 *
12 * Copyright (C) 1997, 1998, 1999, 2000 Ingo Molnar
13 */
14
15/* I/O Unit Redirection Table */
16#define IO_APIC_REDIR_VECTOR_MASK 0x000FF
17#define IO_APIC_REDIR_DEST_LOGICAL 0x00800
18#define IO_APIC_REDIR_DEST_PHYSICAL 0x00000
19#define IO_APIC_REDIR_SEND_PENDING (1 << 12)
20#define IO_APIC_REDIR_REMOTE_IRR (1 << 14)
21#define IO_APIC_REDIR_LEVEL_TRIGGER (1 << 15)
22#define IO_APIC_REDIR_MASKED (1 << 16)
23
24/*
25 * The structure of the IO-APIC:
26 */
27union IO_APIC_reg_00 {
28 u32 raw;
29 struct {
30 u32 __reserved_2 : 14,
31 LTS : 1,
32 delivery_type : 1,
33 __reserved_1 : 8,
34 ID : 8;
35 } __attribute__ ((packed)) bits;
36};
37
38union IO_APIC_reg_01 {
39 u32 raw;
40 struct {
41 u32 version : 8,
42 __reserved_2 : 7,
43 PRQ : 1,
44 entries : 8,
45 __reserved_1 : 8;
46 } __attribute__ ((packed)) bits;
47};
48
49union IO_APIC_reg_02 {
50 u32 raw;
51 struct {
52 u32 __reserved_2 : 24,
53 arbitration : 4,
54 __reserved_1 : 4;
55 } __attribute__ ((packed)) bits;
56};
57
58union IO_APIC_reg_03 {
59 u32 raw;
60 struct {
61 u32 boot_DT : 1,
62 __reserved_1 : 31;
63 } __attribute__ ((packed)) bits;
64};
65
66struct IO_APIC_route_entry {
67 __u32 vector : 8,
68 delivery_mode : 3, /* 000: FIXED
69 * 001: lowest prio
70 * 111: ExtINT
71 */
72 dest_mode : 1, /* 0: physical, 1: logical */
73 delivery_status : 1,
74 polarity : 1,
75 irr : 1,
76 trigger : 1, /* 0: edge, 1: level */
77 mask : 1, /* 0: enabled, 1: disabled */
78 __reserved_2 : 15;
79
80 __u32 __reserved_3 : 24,
81 dest : 8;
82} __attribute__ ((packed));
83
84struct IR_IO_APIC_route_entry {
85 __u64 vector : 8,
86 zero : 3,
87 index2 : 1,
88 delivery_status : 1,
89 polarity : 1,
90 irr : 1,
91 trigger : 1,
92 mask : 1,
93 reserved : 31,
94 format : 1,
95 index : 15;
96} __attribute__ ((packed));
97
98#define IOAPIC_AUTO -1
99#define IOAPIC_EDGE 0
100#define IOAPIC_LEVEL 1
101
102#ifdef CONFIG_X86_IO_APIC
103
104/*
105 * # of IO-APICs and # of IRQ routing registers
106 */
107extern int nr_ioapics;
108
109extern int mpc_ioapic_id(int ioapic);
110extern unsigned int mpc_ioapic_addr(int ioapic);
111extern struct mp_ioapic_gsi *mp_ioapic_gsi_routing(int ioapic);
112
113#define MP_MAX_IOAPIC_PIN 127
114
115/* # of MP IRQ source entries */
116extern int mp_irq_entries;
117
118/* MP IRQ source entries */
119extern struct mpc_intsrc mp_irqs[MAX_IRQ_SOURCES];
120
121/* Older SiS APIC requires we rewrite the index register */
122extern int sis_apic_bug;
123
124/* 1 if "noapic" boot option passed */
125extern int skip_ioapic_setup;
126
127/* 1 if "noapic" boot option passed */
128extern int noioapicquirk;
129
130/* -1 if "noapic" boot option passed */
131extern int noioapicreroute;
132
133/* 1 if the timer IRQ uses the '8259A Virtual Wire' mode */
134extern int timer_through_8259;
135
136/*
137 * If we use the IO-APIC for IRQ routing, disable automatic
138 * assignment of PCI IRQ's.
139 */
140#define io_apic_assign_pci_irqs \
141 (mp_irq_entries && !skip_ioapic_setup && io_apic_irqs)
142
143struct io_apic_irq_attr;
144struct irq_cfg;
145extern int io_apic_set_pci_routing(struct device *dev, int irq,
146 struct io_apic_irq_attr *irq_attr);
147void setup_IO_APIC_irq_extra(u32 gsi);
148extern void ioapic_insert_resources(void);
149
150extern int native_setup_ioapic_entry(int, struct IO_APIC_route_entry *,
151 unsigned int, int,
152 struct io_apic_irq_attr *);
153extern int native_setup_ioapic_entry(int, struct IO_APIC_route_entry *,
154 unsigned int, int,
155 struct io_apic_irq_attr *);
156extern void eoi_ioapic_irq(unsigned int irq, struct irq_cfg *cfg);
157
158extern void native_compose_msi_msg(struct pci_dev *pdev,
159 unsigned int irq, unsigned int dest,
160 struct msi_msg *msg, u8 hpet_id);
161extern void native_eoi_ioapic_pin(int apic, int pin, int vector);
162int io_apic_setup_irq_pin_once(unsigned int irq, int node, struct io_apic_irq_attr *attr);
163
164extern int save_ioapic_entries(void);
165extern void mask_ioapic_entries(void);
166extern int restore_ioapic_entries(void);
167
168extern void setup_ioapic_ids_from_mpc(void);
169extern void setup_ioapic_ids_from_mpc_nocheck(void);
170
171struct mp_ioapic_gsi{
172 u32 gsi_base;
173 u32 gsi_end;
174};
175extern struct mp_ioapic_gsi mp_gsi_routing[];
176extern u32 gsi_top;
177int mp_find_ioapic(u32 gsi);
178int mp_find_ioapic_pin(int ioapic, u32 gsi);
179void __init mp_register_ioapic(int id, u32 address, u32 gsi_base);
180extern void __init pre_init_apic_IRQ0(void);
181
182extern void mp_save_irq(struct mpc_intsrc *m);
183
184extern void disable_ioapic_support(void);
185
186extern void __init native_io_apic_init_mappings(void);
187extern unsigned int native_io_apic_read(unsigned int apic, unsigned int reg);
188extern void native_io_apic_write(unsigned int apic, unsigned int reg, unsigned int val);
189extern void native_io_apic_modify(unsigned int apic, unsigned int reg, unsigned int val);
190extern void native_disable_io_apic(void);
191extern void native_io_apic_print_entries(unsigned int apic, unsigned int nr_entries);
192extern void intel_ir_io_apic_print_entries(unsigned int apic, unsigned int nr_entries);
193extern int native_ioapic_set_affinity(struct irq_data *,
194 const struct cpumask *,
195 bool);
196
197static inline unsigned int io_apic_read(unsigned int apic, unsigned int reg)
198{
199 return x86_io_apic_ops.read(apic, reg);
200}
201
202static inline void io_apic_write(unsigned int apic, unsigned int reg, unsigned int value)
203{
204 x86_io_apic_ops.write(apic, reg, value);
205}
206static inline void io_apic_modify(unsigned int apic, unsigned int reg, unsigned int value)
207{
208 x86_io_apic_ops.modify(apic, reg, value);
209}
210
211extern void io_apic_eoi(unsigned int apic, unsigned int vector);
212
213#else /* !CONFIG_X86_IO_APIC */
214
215#define io_apic_assign_pci_irqs 0
216#define setup_ioapic_ids_from_mpc x86_init_noop
217static const int timer_through_8259 = 0;
218static inline void ioapic_insert_resources(void) { }
219#define gsi_top (NR_IRQS_LEGACY)
220static inline int mp_find_ioapic(u32 gsi) { return 0; }
221
222struct io_apic_irq_attr;
223static inline int io_apic_set_pci_routing(struct device *dev, int irq,
224 struct io_apic_irq_attr *irq_attr) { return 0; }
225
226static inline int save_ioapic_entries(void)
227{
228 return -ENOMEM;
229}
230
231static inline void mask_ioapic_entries(void) { }
232static inline int restore_ioapic_entries(void)
233{
234 return -ENOMEM;
235}
236
237static inline void mp_save_irq(struct mpc_intsrc *m) { };
238static inline void disable_ioapic_support(void) { }
239#define native_io_apic_init_mappings NULL
240#define native_io_apic_read NULL
241#define native_io_apic_write NULL
242#define native_io_apic_modify NULL
243#define native_disable_io_apic NULL
244#define native_io_apic_print_entries NULL
245#define native_ioapic_set_affinity NULL
246#define native_setup_ioapic_entry NULL
247#define native_compose_msi_msg NULL
248#define native_eoi_ioapic_pin NULL
249#endif
250
251#endif /* _ASM_X86_IO_APIC_H */