]>
Commit | Line | Data |
---|---|---|
1 | Rectangle 0 60 0 24 NWELL | |
2 | Rectangle 3 57 32 43 NDIFF | |
3 | Rectangle 3 57 5 16 PDIFF | |
4 | Rectangle 5 7 0 17 POLY | |
5 | Rectangle 5 7 22 45 POLY | |
6 | Rectangle 17 19 3 45 POLY | |
7 | Rectangle 29 31 31 48 POLY | |
8 | Rectangle 41 43 3 45 POLY | |
9 | Rectangle 53 55 3 45 POLY | |
10 | Rectangle 17 19 4 17 GATE | |
11 | Rectangle 17 19 31 44 GATE | |
12 | Rectangle 41 43 4 17 GATE | |
13 | Rectangle 41 43 31 44 GATE | |
14 | Rectangle 5 7 0 2 VIA0 | |
15 | Rectangle 5 7 23 25 VIA0 | |
16 | Rectangle 17 19 28 30 VIA0 | |
17 | Rectangle 29 31 46 48 VIA0 | |
18 | Rectangle 41 43 18 20 VIA0 | |
19 | Rectangle 53 55 23 25 VIA0 | |
20 | Rectangle 0 60 0 2 METAL1 | |
21 | Rectangle 3 57 28 30 METAL1 | |
22 | Rectangle 0 60 46 48 METAL1 | |
23 | Rectangle 3 57 18 20 METAL1 | |
24 | Rectangle 3 57 23 25 METAL1 | |
25 | Pin 29 31 0 2 METAL1 GND | |
26 | Pin 29 31 23 25 METAL1 OUTPUT | |
27 | Pin 29 31 28 30 METAL1 INPUT1 | |
28 | Pin 29 31 46 48 METAL1 VDD | |
29 | Pin 29 31 18 20 METAL1 INPUT2 |