2 MSR Definitions for Intel processors based on the Ivy Bridge microarchitecture.
4 Provides defines for Machine Specific Registers(MSR) indexes. Data structures
5 are provided for MSRs that contain one or more bit fields. If the MSR value
6 returned is a single 32-bit or 64-bit value, then a data structure is not
9 Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>
10 This program and the accompanying materials
11 are licensed and made available under the terms and conditions of the BSD License
12 which accompanies this distribution. The full text of the license may be found at
13 http://opensource.org/licenses/bsd-license.php
15 THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
16 WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
18 @par Specification Reference:
19 Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 3,
20 December 2015, Chapter 35 Model-Specific-Registers (MSR), Section 35-9.
24 #ifndef __IVY_BRIDGE_MSR_H__
25 #define __IVY_BRIDGE_MSR_H__
27 #include <Register/ArchitecturalMsr.h>
30 Package. See http://biosbits.org.
32 @param ECX MSR_IVY_BRIDGE_PLATFORM_INFO (0x000000CE)
33 @param EAX Lower 32-bits of MSR value.
34 Described by the type MSR_IVY_BRIDGE_PLATFORM_INFO_REGISTER.
35 @param EDX Upper 32-bits of MSR value.
36 Described by the type MSR_IVY_BRIDGE_PLATFORM_INFO_REGISTER.
40 MSR_IVY_BRIDGE_PLATFORM_INFO_REGISTER Msr;
42 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_PLATFORM_INFO);
43 AsmWriteMsr64 (MSR_IVY_BRIDGE_PLATFORM_INFO, Msr.Uint64);
45 @note MSR_IVY_BRIDGE_PLATFORM_INFO is defined as MSR_PLATFORM_INFO in SDM.
47 #define MSR_IVY_BRIDGE_PLATFORM_INFO 0x000000CE
50 MSR information returned for MSR index #MSR_IVY_BRIDGE_PLATFORM_INFO
54 /// Individual bit fields
59 /// [Bits 15:8] Package. Maximum Non-Turbo Ratio (R/O) The is the ratio
60 /// of the frequency that invariant TSC runs at. Frequency = ratio * 100
63 UINT32 MaximumNonTurboRatio
:8;
66 /// [Bit 28] Package. Programmable Ratio Limit for Turbo Mode (R/O) When
67 /// set to 1, indicates that Programmable Ratio Limits for Turbo mode is
68 /// enabled, and when set to 0, indicates Programmable Ratio Limits for
69 /// Turbo mode is disabled.
73 /// [Bit 29] Package. Programmable TDP Limit for Turbo Mode (R/O) When
74 /// set to 1, indicates that TDP Limits for Turbo mode are programmable,
75 /// and when set to 0, indicates TDP Limit for Turbo mode is not
81 /// [Bit 32] Package. Low Power Mode Support (LPM) (R/O) When set to 1,
82 /// indicates that LPM is supported, and when set to 0, indicates LPM is
85 UINT32 LowPowerModeSupport
:1;
87 /// [Bits 34:33] Package. Number of ConfigTDP Levels (R/O) 00: Only Base
88 /// TDP level available. 01: One additional TDP level available. 02: Two
89 /// additional TDP level available. 11: Reserved.
91 UINT32 ConfigTDPLevels
:2;
94 /// [Bits 47:40] Package. Maximum Efficiency Ratio (R/O) The is the
95 /// minimum ratio (maximum efficiency) that the processor can operates, in
98 UINT32 MaximumEfficiencyRatio
:8;
100 /// [Bits 55:48] Package. Minimum Operating Ratio (R/O) Contains the
101 /// minimum supported operating ratio in units of 100 MHz.
103 UINT32 MinimumOperatingRatio
:8;
107 /// All bit fields as a 64-bit value
110 } MSR_IVY_BRIDGE_PLATFORM_INFO_REGISTER
;
114 Core. C-State Configuration Control (R/W) Note: C-state values are
115 processor specific C-state code names, unrelated to MWAIT extension C-state
116 parameters or ACPI C-States. See http://biosbits.org.
118 @param ECX MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL (0x000000E2)
119 @param EAX Lower 32-bits of MSR value.
120 Described by the type MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER.
121 @param EDX Upper 32-bits of MSR value.
122 Described by the type MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER.
126 MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER Msr;
128 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL);
129 AsmWriteMsr64 (MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL, Msr.Uint64);
131 @note MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL is defined as MSR_PKG_CST_CONFIG_CONTROL in SDM.
133 #define MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL 0x000000E2
136 MSR information returned for MSR index #MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL
140 /// Individual bit fields
144 /// [Bits 2:0] Package C-State Limit (R/W) Specifies the lowest
145 /// processor-specific C-state code name (consuming the least power). for
146 /// the package. The default is set as factory-configured package C-state
147 /// limit. The following C-state code name encodings are supported: 000b:
148 /// C0/C1 (no package C-sate support) 001b: C2 010b: C6 no retention 011b:
149 /// C6 retention 100b: C7 101b: C7s 111: No package C-state limit. Note:
150 /// This field cannot be used to limit package C-state to C3.
155 /// [Bit 10] I/O MWAIT Redirection Enable (R/W) When set, will map
156 /// IO_read instructions sent to IO register specified by
157 /// MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.
162 /// [Bit 15] CFG Lock (R/WO) When set, lock bits 15:0 of this register
163 /// until next reset.
168 /// [Bit 25] C3 state auto demotion enable (R/W) When set, the processor
169 /// will conditionally demote C6/C7 requests to C3 based on uncore
170 /// auto-demote information.
172 UINT32 C3AutoDemotion
:1;
174 /// [Bit 26] C1 state auto demotion enable (R/W) When set, the processor
175 /// will conditionally demote C3/C6/C7 requests to C1 based on uncore
176 /// auto-demote information.
178 UINT32 C1AutoDemotion
:1;
180 /// [Bit 27] Enable C3 undemotion (R/W) When set, enables undemotion from
183 UINT32 C3Undemotion
:1;
185 /// [Bit 28] Enable C1 undemotion (R/W) When set, enables undemotion from
188 UINT32 C1Undemotion
:1;
193 /// All bit fields as a 32-bit value
197 /// All bit fields as a 64-bit value
200 } MSR_IVY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER
;
204 Package. Base TDP Ratio (R/O).
206 @param ECX MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL (0x00000648)
207 @param EAX Lower 32-bits of MSR value.
208 Described by the type MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL_REGISTER.
209 @param EDX Upper 32-bits of MSR value.
210 Described by the type MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL_REGISTER.
214 MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL_REGISTER Msr;
216 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL);
218 @note MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL is defined as MSR_CONFIG_TDP_NOMINAL in SDM.
220 #define MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL 0x00000648
223 MSR information returned for MSR index #MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL
227 /// Individual bit fields
231 /// [Bits 7:0] Config_TDP_Base Base TDP level ratio to be used for this
232 /// specific processor (in units of 100 MHz).
234 UINT32 Config_TDP_Base
:8;
239 /// All bit fields as a 32-bit value
243 /// All bit fields as a 64-bit value
246 } MSR_IVY_BRIDGE_CONFIG_TDP_NOMINAL_REGISTER
;
250 Package. ConfigTDP Level 1 ratio and power level (R/O).
252 @param ECX MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1 (0x00000649)
253 @param EAX Lower 32-bits of MSR value.
254 Described by the type MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1_REGISTER.
255 @param EDX Upper 32-bits of MSR value.
256 Described by the type MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1_REGISTER.
260 MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1_REGISTER Msr;
262 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1);
264 @note MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1 is defined as MSR_CONFIG_TDP_LEVEL1 in SDM.
266 #define MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1 0x00000649
269 MSR information returned for MSR index #MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1
273 /// Individual bit fields
277 /// [Bits 14:0] PKG_TDP_LVL1. Power setting for ConfigTDP Level 1.
279 UINT32 PKG_TDP_LVL1
:15;
282 /// [Bits 23:16] Config_TDP_LVL1_Ratio. ConfigTDP level 1 ratio to be used
283 /// for this specific processor.
285 UINT32 Config_TDP_LVL1_Ratio
:8;
288 /// [Bits 46:32] PKG_MAX_PWR_LVL1. Max Power setting allowed for ConfigTDP
291 UINT32 PKG_MAX_PWR_LVL1
:15;
294 /// [Bits 62:48] PKG_MIN_PWR_LVL1. MIN Power setting allowed for ConfigTDP
297 UINT32 PKG_MIN_PWR_LVL1
:15;
301 /// All bit fields as a 64-bit value
304 } MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL1_REGISTER
;
308 Package. ConfigTDP Level 2 ratio and power level (R/O).
310 @param ECX MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2 (0x0000064A)
311 @param EAX Lower 32-bits of MSR value.
312 Described by the type MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2_REGISTER.
313 @param EDX Upper 32-bits of MSR value.
314 Described by the type MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2_REGISTER.
318 MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2_REGISTER Msr;
320 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2);
322 @note MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2 is defined as MSR_CONFIG_TDP_LEVEL2 in SDM.
324 #define MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2 0x0000064A
327 MSR information returned for MSR index #MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2
331 /// Individual bit fields
335 /// [Bits 14:0] PKG_TDP_LVL2. Power setting for ConfigTDP Level 2.
337 UINT32 PKG_TDP_LVL2
:15;
340 /// [Bits 23:16] Config_TDP_LVL2_Ratio. ConfigTDP level 2 ratio to be used
341 /// for this specific processor.
343 UINT32 Config_TDP_LVL2_Ratio
:8;
346 /// [Bits 46:32] PKG_MAX_PWR_LVL2. Max Power setting allowed for ConfigTDP
349 UINT32 PKG_MAX_PWR_LVL2
:15;
352 /// [Bits 62:48] PKG_MIN_PWR_LVL2. MIN Power setting allowed for ConfigTDP
355 UINT32 PKG_MIN_PWR_LVL2
:15;
359 /// All bit fields as a 64-bit value
362 } MSR_IVY_BRIDGE_CONFIG_TDP_LEVEL2_REGISTER
;
366 Package. ConfigTDP Control (R/W).
368 @param ECX MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL (0x0000064B)
369 @param EAX Lower 32-bits of MSR value.
370 Described by the type MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL_REGISTER.
371 @param EDX Upper 32-bits of MSR value.
372 Described by the type MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL_REGISTER.
376 MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL_REGISTER Msr;
378 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL);
379 AsmWriteMsr64 (MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL, Msr.Uint64);
381 @note MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL is defined as MSR_CONFIG_TDP_CONTROL in SDM.
383 #define MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL 0x0000064B
386 MSR information returned for MSR index #MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL
390 /// Individual bit fields
394 /// [Bits 1:0] TDP_LEVEL (RW/L) System BIOS can program this field.
399 /// [Bit 31] Config_TDP_Lock (RW/L) When this bit is set, the content of
400 /// this register is locked until a reset.
402 UINT32 Config_TDP_Lock
:1;
406 /// All bit fields as a 32-bit value
410 /// All bit fields as a 64-bit value
413 } MSR_IVY_BRIDGE_CONFIG_TDP_CONTROL_REGISTER
;
417 Package. ConfigTDP Control (R/W).
419 @param ECX MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO (0x0000064C)
420 @param EAX Lower 32-bits of MSR value.
421 Described by the type MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER.
422 @param EDX Upper 32-bits of MSR value.
423 Described by the type MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER.
427 MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER Msr;
429 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO);
430 AsmWriteMsr64 (MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO, Msr.Uint64);
432 @note MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO is defined as MSR_TURBO_ACTIVATION_RATIO in SDM.
434 #define MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO 0x0000064C
437 MSR information returned for MSR index #MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO
441 /// Individual bit fields
445 /// [Bits 7:0] MAX_NON_TURBO_RATIO (RW/L) System BIOS can program this
448 UINT32 MAX_NON_TURBO_RATIO
:8;
451 /// [Bit 31] TURBO_ACTIVATION_RATIO_Lock (RW/L) When this bit is set, the
452 /// content of this register is locked until a reset.
454 UINT32 TURBO_ACTIVATION_RATIO_Lock
:1;
458 /// All bit fields as a 32-bit value
462 /// All bit fields as a 64-bit value
465 } MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER
;
469 Package. Protected Processor Inventory Number Enable Control (R/W).
471 @param ECX MSR_IVY_BRIDGE_PPIN_CTL (0x0000004E)
472 @param EAX Lower 32-bits of MSR value.
473 Described by the type MSR_IVY_BRIDGE_PPIN_CTL_REGISTER.
474 @param EDX Upper 32-bits of MSR value.
475 Described by the type MSR_IVY_BRIDGE_PPIN_CTL_REGISTER.
479 MSR_IVY_BRIDGE_PPIN_CTL_REGISTER Msr;
481 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_PPIN_CTL);
482 AsmWriteMsr64 (MSR_IVY_BRIDGE_PPIN_CTL, Msr.Uint64);
484 @note MSR_IVY_BRIDGE_PPIN_CTL is defined as MSR_PPIN_CTL in SDM.
486 #define MSR_IVY_BRIDGE_PPIN_CTL 0x0000004E
489 MSR information returned for MSR index #MSR_IVY_BRIDGE_PPIN_CTL
493 /// Individual bit fields
497 /// [Bit 0] LockOut (R/WO) Set 1to prevent further writes to MSR_PPIN_CTL.
498 /// Writing 1 to MSR_PPINCTL[bit 0] is permitted only if MSR_PPIN_CTL[bit
499 /// 1] is clear, Default is 0. BIOS should provide an opt-in menu to
500 /// enable the user to turn on MSR_PPIN_CTL[bit 1] for privileged
501 /// inventory initialization agent to access MSR_PPIN. After reading
502 /// MSR_PPIN, the privileged inventory initialization agent should write
503 /// '01b' to MSR_PPIN_CTL to disable further access to MSR_PPIN and
504 /// prevent unauthorized modification to MSR_PPIN_CTL.
508 /// [Bit 1] Enable_PPIN (R/W) If 1, enables MSR_PPIN to be accessible
509 /// using RDMSR. Once set, attempt to write 1 to MSR_PPIN_CTL[bit 0] will
510 /// cause #GP. If 0, an attempt to read MSR_PPIN will cause #GP. Default
513 UINT32 Enable_PPIN
:1;
518 /// All bit fields as a 32-bit value
522 /// All bit fields as a 64-bit value
525 } MSR_IVY_BRIDGE_PPIN_CTL_REGISTER
;
529 Package. Protected Processor Inventory Number (R/O). Protected Processor
530 Inventory Number (R/O) A unique value within a given CPUID
531 family/model/stepping signature that a privileged inventory initialization
532 agent can access to identify each physical processor, when access to
533 MSR_PPIN is enabled. Access to MSR_PPIN is permitted only if
534 MSR_PPIN_CTL[bits 1:0] = '10b'.
536 @param ECX MSR_IVY_BRIDGE_PPIN (0x0000004F)
537 @param EAX Lower 32-bits of MSR value.
538 @param EDX Upper 32-bits of MSR value.
544 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_PPIN);
546 @note MSR_IVY_BRIDGE_PPIN is defined as MSR_PPIN in SDM.
548 #define MSR_IVY_BRIDGE_PPIN 0x0000004F
552 Package. See http://biosbits.org.
554 @param ECX MSR_IVY_BRIDGE_PLATFORM_INFO_1 (0x000000CE)
555 @param EAX Lower 32-bits of MSR value.
556 Described by the type MSR_IVY_BRIDGE_PLATFORM_INFO_1_REGISTER.
557 @param EDX Upper 32-bits of MSR value.
558 Described by the type MSR_IVY_BRIDGE_PLATFORM_INFO_1_REGISTER.
562 MSR_IVY_BRIDGE_PLATFORM_INFO_1_REGISTER Msr;
564 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_PLATFORM_INFO_1);
565 AsmWriteMsr64 (MSR_IVY_BRIDGE_PLATFORM_INFO_1, Msr.Uint64);
567 @note MSR_IVY_BRIDGE_PLATFORM_INFO_1 is defined as MSR_PLATFORM_INFO_1 in SDM.
569 #define MSR_IVY_BRIDGE_PLATFORM_INFO_1 0x000000CE
572 MSR information returned for MSR index #MSR_IVY_BRIDGE_PLATFORM_INFO_1
576 /// Individual bit fields
581 /// [Bits 15:8] Package. Maximum Non-Turbo Ratio (R/O) The is the ratio
582 /// of the frequency that invariant TSC runs at. Frequency = ratio * 100
585 UINT32 MaximumNonTurboRatio
:8;
588 /// [Bit 23] Package. PPIN_CAP (R/O) When set to 1, indicates that
589 /// Protected Processor Inventory Number (PPIN) capability can be enabled
590 /// for privileged system inventory agent to read PPIN from MSR_PPIN. When
591 /// set to 0, PPIN capability is not supported. An attempt to access
592 /// MSR_PPIN_CTL or MSR_PPIN will cause #GP.
597 /// [Bit 28] Package. Programmable Ratio Limit for Turbo Mode (R/O) When
598 /// set to 1, indicates that Programmable Ratio Limits for Turbo mode is
599 /// enabled, and when set to 0, indicates Programmable Ratio Limits for
600 /// Turbo mode is disabled.
604 /// [Bit 29] Package. Programmable TDP Limit for Turbo Mode (R/O) When
605 /// set to 1, indicates that TDP Limits for Turbo mode are programmable,
606 /// and when set to 0, indicates TDP Limit for Turbo mode is not
611 /// [Bit 30] Package. Programmable TJ OFFSET (R/O) When set to 1,
612 /// indicates that MSR_TEMPERATURE_TARGET.[27:24] is valid and writable to
613 /// specify an temperature offset.
619 /// [Bits 47:40] Package. Maximum Efficiency Ratio (R/O) The is the
620 /// minimum ratio (maximum efficiency) that the processor can operates, in
623 UINT32 MaximumEfficiencyRatio
:8;
627 /// All bit fields as a 64-bit value
630 } MSR_IVY_BRIDGE_PLATFORM_INFO_1_REGISTER
;
634 Package. MC Bank Error Configuration (R/W).
636 @param ECX MSR_IVY_BRIDGE_ERROR_CONTROL (0x0000017F)
637 @param EAX Lower 32-bits of MSR value.
638 Described by the type MSR_IVY_BRIDGE_ERROR_CONTROL_REGISTER.
639 @param EDX Upper 32-bits of MSR value.
640 Described by the type MSR_IVY_BRIDGE_ERROR_CONTROL_REGISTER.
644 MSR_IVY_BRIDGE_ERROR_CONTROL_REGISTER Msr;
646 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_ERROR_CONTROL);
647 AsmWriteMsr64 (MSR_IVY_BRIDGE_ERROR_CONTROL, Msr.Uint64);
649 @note MSR_IVY_BRIDGE_ERROR_CONTROL is defined as MSR_ERROR_CONTROL in SDM.
651 #define MSR_IVY_BRIDGE_ERROR_CONTROL 0x0000017F
654 MSR information returned for MSR index #MSR_IVY_BRIDGE_ERROR_CONTROL
658 /// Individual bit fields
663 /// [Bit 1] MemError Log Enable (R/W) When set, enables IMC status bank
664 /// to log additional info in bits 36:32.
666 UINT32 MemErrorLogEnable
:1;
671 /// All bit fields as a 32-bit value
675 /// All bit fields as a 64-bit value
678 } MSR_IVY_BRIDGE_ERROR_CONTROL_REGISTER
;
684 @param ECX MSR_IVY_BRIDGE_TEMPERATURE_TARGET (0x000001A2)
685 @param EAX Lower 32-bits of MSR value.
686 Described by the type MSR_IVY_BRIDGE_TEMPERATURE_TARGET_REGISTER.
687 @param EDX Upper 32-bits of MSR value.
688 Described by the type MSR_IVY_BRIDGE_TEMPERATURE_TARGET_REGISTER.
692 MSR_IVY_BRIDGE_TEMPERATURE_TARGET_REGISTER Msr;
694 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_TEMPERATURE_TARGET);
695 AsmWriteMsr64 (MSR_IVY_BRIDGE_TEMPERATURE_TARGET, Msr.Uint64);
697 @note MSR_IVY_BRIDGE_TEMPERATURE_TARGET is defined as MSR_TEMPERATURE_TARGET in SDM.
699 #define MSR_IVY_BRIDGE_TEMPERATURE_TARGET 0x000001A2
702 MSR information returned for MSR index #MSR_IVY_BRIDGE_TEMPERATURE_TARGET
706 /// Individual bit fields
711 /// [Bits 23:16] Temperature Target (RO) The minimum temperature at which
712 /// PROCHOT# will be asserted. The value is degree C.
714 UINT32 TemperatureTarget
:8;
716 /// [Bits 27:24] TCC Activation Offset (R/W) Specifies a temperature
717 /// offset in degrees C from the temperature target (bits 23:16). PROCHOT#
718 /// will assert at the offset target temperature. Write is permitted only
719 /// MSR_PLATFORM_INFO.[30] is set.
721 UINT32 TCCActivationOffset
:4;
726 /// All bit fields as a 32-bit value
730 /// All bit fields as a 64-bit value
733 } MSR_IVY_BRIDGE_TEMPERATURE_TARGET_REGISTER
;
737 Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0,
738 RW if MSR_PLATFORM_INFO.[28] = 1.
740 @param ECX MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1 (0x000001AE)
741 @param EAX Lower 32-bits of MSR value.
742 Described by the type MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1_REGISTER.
743 @param EDX Upper 32-bits of MSR value.
744 Described by the type MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1_REGISTER.
748 MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1_REGISTER Msr;
750 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1);
752 @note MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1 is defined as MSR_TURBO_RATIO_LIMIT1 in SDM.
754 #define MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1 0x000001AE
757 MSR information returned for MSR index #MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1
761 /// Individual bit fields
765 /// [Bits 7:0] Package. Maximum Ratio Limit for 9C Maximum turbo ratio
766 /// limit of 9 core active.
770 /// [Bits 15:8] Package. Maximum Ratio Limit for 10C Maximum turbo ratio
771 /// limit of 10core active.
775 /// [Bits 23:16] Package. Maximum Ratio Limit for 11C Maximum turbo ratio
776 /// limit of 11 core active.
780 /// [Bits 31:24] Package. Maximum Ratio Limit for 12C Maximum turbo ratio
781 /// limit of 12 core active.
785 /// [Bits 39:32] Package. Maximum Ratio Limit for 13C Maximum turbo ratio
786 /// limit of 13 core active.
790 /// [Bits 47:40] Package. Maximum Ratio Limit for 14C Maximum turbo ratio
791 /// limit of 14 core active.
795 /// [Bits 55:48] Package. Maximum Ratio Limit for 15C Maximum turbo ratio
796 /// limit of 15 core active.
801 /// [Bit 63] Package. Semaphore for Turbo Ratio Limit Configuration If 1,
802 /// the processor uses override configuration specified in
803 /// MSR_TURBO_RATIO_LIMIT and MSR_TURBO_RATIO_LIMIT1. If 0, the processor
804 /// uses factory-set configuration (Default).
806 UINT32 TurboRatioLimitConfigurationSemaphore
:1;
809 /// All bit fields as a 64-bit value
812 } MSR_IVY_BRIDGE_TURBO_RATIO_LIMIT1_REGISTER
;
816 Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
817 15.3.2.4, "IA32_MCi_MISC MSRs.". Bank MC5 reports MC error from the Intel
820 * Bank MC6 reports MC error from the integrated I/O module.
821 * Banks MC7 and MC 8 report MC error from the two home agents.
822 * Banks MC9 through MC 16 report MC error from each channel of the integrated
824 * Banks MC17 through MC31 reports MC error from a specific CBo
825 (core broadcast) and its corresponding slice of L3.
827 @param ECX MSR_IVY_BRIDGE_MCi_CTL
828 @param EAX Lower 32-bits of MSR value.
829 @param EDX Upper 32-bits of MSR value.
835 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_MC5_CTL);
836 AsmWriteMsr64 (MSR_IVY_BRIDGE_MC5_CTL, Msr);
838 @note MSR_IVY_BRIDGE_MC5_CTL is defined as MSR_MC5_CTL in SDM.
839 MSR_IVY_BRIDGE_MC6_CTL is defined as MSR_MC6_CTL in SDM.
840 MSR_IVY_BRIDGE_MC7_CTL is defined as MSR_MC7_CTL in SDM.
841 MSR_IVY_BRIDGE_MC8_CTL is defined as MSR_MC8_CTL in SDM.
842 MSR_IVY_BRIDGE_MC9_CTL is defined as MSR_MC9_CTL in SDM.
843 MSR_IVY_BRIDGE_MC10_CTL is defined as MSR_MC10_CTL in SDM.
844 MSR_IVY_BRIDGE_MC11_CTL is defined as MSR_MC11_CTL in SDM.
845 MSR_IVY_BRIDGE_MC12_CTL is defined as MSR_MC12_CTL in SDM.
846 MSR_IVY_BRIDGE_MC13_CTL is defined as MSR_MC13_CTL in SDM.
847 MSR_IVY_BRIDGE_MC14_CTL is defined as MSR_MC14_CTL in SDM.
848 MSR_IVY_BRIDGE_MC15_CTL is defined as MSR_MC15_CTL in SDM.
849 MSR_IVY_BRIDGE_MC16_CTL is defined as MSR_MC16_CTL in SDM.
850 MSR_IVY_BRIDGE_MC17_CTL is defined as MSR_MC17_CTL in SDM.
851 MSR_IVY_BRIDGE_MC18_CTL is defined as MSR_MC18_CTL in SDM.
852 MSR_IVY_BRIDGE_MC19_CTL is defined as MSR_MC19_CTL in SDM.
853 MSR_IVY_BRIDGE_MC20_CTL is defined as MSR_MC20_CTL in SDM.
854 MSR_IVY_BRIDGE_MC21_CTL is defined as MSR_MC21_CTL in SDM.
855 MSR_IVY_BRIDGE_MC22_CTL is defined as MSR_MC22_CTL in SDM.
856 MSR_IVY_BRIDGE_MC23_CTL is defined as MSR_MC23_CTL in SDM.
857 MSR_IVY_BRIDGE_MC24_CTL is defined as MSR_MC24_CTL in SDM.
858 MSR_IVY_BRIDGE_MC25_CTL is defined as MSR_MC25_CTL in SDM.
859 MSR_IVY_BRIDGE_MC26_CTL is defined as MSR_MC26_CTL in SDM.
860 MSR_IVY_BRIDGE_MC27_CTL is defined as MSR_MC27_CTL in SDM.
861 MSR_IVY_BRIDGE_MC28_CTL is defined as MSR_MC28_CTL in SDM.
862 MSR_IVY_BRIDGE_MC29_CTL is defined as MSR_MC29_CTL in SDM.
863 MSR_IVY_BRIDGE_MC30_CTL is defined as MSR_MC30_CTL in SDM.
864 MSR_IVY_BRIDGE_MC31_CTL is defined as MSR_MC31_CTL in SDM.
867 #define MSR_IVY_BRIDGE_MC5_CTL 0x00000414
868 #define MSR_IVY_BRIDGE_MC6_CTL 0x00000418
869 #define MSR_IVY_BRIDGE_MC7_CTL 0x0000041C
870 #define MSR_IVY_BRIDGE_MC8_CTL 0x00000420
871 #define MSR_IVY_BRIDGE_MC9_CTL 0x00000424
872 #define MSR_IVY_BRIDGE_MC10_CTL 0x00000428
873 #define MSR_IVY_BRIDGE_MC11_CTL 0x0000042C
874 #define MSR_IVY_BRIDGE_MC12_CTL 0x00000430
875 #define MSR_IVY_BRIDGE_MC13_CTL 0x00000434
876 #define MSR_IVY_BRIDGE_MC14_CTL 0x00000438
877 #define MSR_IVY_BRIDGE_MC15_CTL 0x0000043C
878 #define MSR_IVY_BRIDGE_MC16_CTL 0x00000440
879 #define MSR_IVY_BRIDGE_MC17_CTL 0x00000444
880 #define MSR_IVY_BRIDGE_MC18_CTL 0x00000448
881 #define MSR_IVY_BRIDGE_MC19_CTL 0x0000044C
882 #define MSR_IVY_BRIDGE_MC20_CTL 0x00000450
883 #define MSR_IVY_BRIDGE_MC21_CTL 0x00000454
884 #define MSR_IVY_BRIDGE_MC22_CTL 0x00000458
885 #define MSR_IVY_BRIDGE_MC23_CTL 0x0000045C
886 #define MSR_IVY_BRIDGE_MC24_CTL 0x00000460
887 #define MSR_IVY_BRIDGE_MC25_CTL 0x00000464
888 #define MSR_IVY_BRIDGE_MC26_CTL 0x00000468
889 #define MSR_IVY_BRIDGE_MC27_CTL 0x0000046C
890 #define MSR_IVY_BRIDGE_MC28_CTL 0x00000470
891 #define MSR_IVY_BRIDGE_MC29_CTL 0x00000474
892 #define MSR_IVY_BRIDGE_MC30_CTL 0x00000478
893 #define MSR_IVY_BRIDGE_MC31_CTL 0x0000047C
898 Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
899 15.3.2.4, "IA32_MCi_MISC MSRs.".
901 Bank MC20 reports MC error from a specific CBo (core broadcast) and
902 its corresponding slice of L3.
904 @param ECX MSR_IVY_BRIDGE_MCi_STATUS
905 @param EAX Lower 32-bits of MSR value.
906 @param EDX Upper 32-bits of MSR value.
912 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_MC5_STATUS);
913 AsmWriteMsr64 (MSR_IVY_BRIDGE_MC5_STATUS, Msr);
915 @note MSR_IVY_BRIDGE_MC5_STATUS is defined as MSR_MC5_STATUS in SDM.
916 MSR_IVY_BRIDGE_MC6_STATUS is defined as MSR_MC6_STATUS in SDM.
917 MSR_IVY_BRIDGE_MC7_STATUS is defined as MSR_MC7_STATUS in SDM.
918 MSR_IVY_BRIDGE_MC8_STATUS is defined as MSR_MC8_STATUS in SDM.
919 MSR_IVY_BRIDGE_MC9_STATUS is defined as MSR_MC9_STATUS in SDM.
920 MSR_IVY_BRIDGE_MC10_STATUS is defined as MSR_MC10_STATUS in SDM.
921 MSR_IVY_BRIDGE_MC11_STATUS is defined as MSR_MC11_STATUS in SDM.
922 MSR_IVY_BRIDGE_MC12_STATUS is defined as MSR_MC12_STATUS in SDM.
923 MSR_IVY_BRIDGE_MC13_STATUS is defined as MSR_MC13_STATUS in SDM.
924 MSR_IVY_BRIDGE_MC14_STATUS is defined as MSR_MC14_STATUS in SDM.
925 MSR_IVY_BRIDGE_MC15_STATUS is defined as MSR_MC15_STATUS in SDM.
926 MSR_IVY_BRIDGE_MC16_STATUS is defined as MSR_MC16_STATUS in SDM.
927 MSR_IVY_BRIDGE_MC17_STATUS is defined as MSR_MC17_STATUS in SDM.
928 MSR_IVY_BRIDGE_MC18_STATUS is defined as MSR_MC18_STATUS in SDM.
929 MSR_IVY_BRIDGE_MC19_STATUS is defined as MSR_MC19_STATUS in SDM.
930 MSR_IVY_BRIDGE_MC20_STATUS is defined as MSR_MC20_STATUS in SDM.
931 MSR_IVY_BRIDGE_MC21_STATUS is defined as MSR_MC21_STATUS in SDM.
932 MSR_IVY_BRIDGE_MC22_STATUS is defined as MSR_MC22_STATUS in SDM.
933 MSR_IVY_BRIDGE_MC23_STATUS is defined as MSR_MC23_STATUS in SDM.
934 MSR_IVY_BRIDGE_MC24_STATUS is defined as MSR_MC24_STATUS in SDM.
935 MSR_IVY_BRIDGE_MC25_STATUS is defined as MSR_MC25_STATUS in SDM.
936 MSR_IVY_BRIDGE_MC26_STATUS is defined as MSR_MC26_STATUS in SDM.
937 MSR_IVY_BRIDGE_MC27_STATUS is defined as MSR_MC27_STATUS in SDM.
938 MSR_IVY_BRIDGE_MC28_STATUS is defined as MSR_MC28_STATUS in SDM.
939 MSR_IVY_BRIDGE_MC29_STATUS is defined as MSR_MC29_STATUS in SDM.
940 MSR_IVY_BRIDGE_MC30_STATUS is defined as MSR_MC30_STATUS in SDM.
941 MSR_IVY_BRIDGE_MC31_STATUS is defined as MSR_MC31_STATUS in SDM.
944 #define MSR_IVY_BRIDGE_MC5_STATUS 0x00000415
945 #define MSR_IVY_BRIDGE_MC6_STATUS 0x00000419
946 #define MSR_IVY_BRIDGE_MC7_STATUS 0x0000041D
947 #define MSR_IVY_BRIDGE_MC8_STATUS 0x00000421
948 #define MSR_IVY_BRIDGE_MC9_STATUS 0x00000425
949 #define MSR_IVY_BRIDGE_MC10_STATUS 0x00000429
950 #define MSR_IVY_BRIDGE_MC11_STATUS 0x0000042D
951 #define MSR_IVY_BRIDGE_MC12_STATUS 0x00000431
952 #define MSR_IVY_BRIDGE_MC13_STATUS 0x00000435
953 #define MSR_IVY_BRIDGE_MC14_STATUS 0x00000439
954 #define MSR_IVY_BRIDGE_MC15_STATUS 0x0000043D
955 #define MSR_IVY_BRIDGE_MC16_STATUS 0x00000441
956 #define MSR_IVY_BRIDGE_MC17_STATUS 0x00000445
957 #define MSR_IVY_BRIDGE_MC18_STATUS 0x00000449
958 #define MSR_IVY_BRIDGE_MC19_STATUS 0x0000044D
959 #define MSR_IVY_BRIDGE_MC20_STATUS 0x00000451
960 #define MSR_IVY_BRIDGE_MC21_STATUS 0x00000455
961 #define MSR_IVY_BRIDGE_MC22_STATUS 0x00000459
962 #define MSR_IVY_BRIDGE_MC23_STATUS 0x0000045D
963 #define MSR_IVY_BRIDGE_MC24_STATUS 0x00000461
964 #define MSR_IVY_BRIDGE_MC25_STATUS 0x00000465
965 #define MSR_IVY_BRIDGE_MC26_STATUS 0x00000469
966 #define MSR_IVY_BRIDGE_MC27_STATUS 0x0000046D
967 #define MSR_IVY_BRIDGE_MC28_STATUS 0x00000471
968 #define MSR_IVY_BRIDGE_MC29_STATUS 0x00000475
969 #define MSR_IVY_BRIDGE_MC30_STATUS 0x00000479
970 #define MSR_IVY_BRIDGE_MC31_STATUS 0x0000047D
975 Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
976 15.3.2.4, "IA32_MCi_MISC MSRs.".
978 @param ECX MSR_IVY_BRIDGE_MCi_ADDR
979 @param EAX Lower 32-bits of MSR value.
980 @param EDX Upper 32-bits of MSR value.
986 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_MC5_ADDR);
987 AsmWriteMsr64 (MSR_IVY_BRIDGE_MC5_ADDR, Msr);
989 @note MSR_IVY_BRIDGE_MC5_ADDR is defined as MSR_MC5_ADDR in SDM.
990 MSR_IVY_BRIDGE_MC6_ADDR is defined as MSR_MC6_ADDR in SDM.
991 MSR_IVY_BRIDGE_MC7_ADDR is defined as MSR_MC7_ADDR in SDM.
992 MSR_IVY_BRIDGE_MC8_ADDR is defined as MSR_MC8_ADDR in SDM.
993 MSR_IVY_BRIDGE_MC9_ADDR is defined as MSR_MC9_ADDR in SDM.
994 MSR_IVY_BRIDGE_MC10_ADDR is defined as MSR_MC10_ADDR in SDM.
995 MSR_IVY_BRIDGE_MC11_ADDR is defined as MSR_MC11_ADDR in SDM.
996 MSR_IVY_BRIDGE_MC12_ADDR is defined as MSR_MC12_ADDR in SDM.
997 MSR_IVY_BRIDGE_MC13_ADDR is defined as MSR_MC13_ADDR in SDM.
998 MSR_IVY_BRIDGE_MC14_ADDR is defined as MSR_MC14_ADDR in SDM.
999 MSR_IVY_BRIDGE_MC15_ADDR is defined as MSR_MC15_ADDR in SDM.
1000 MSR_IVY_BRIDGE_MC16_ADDR is defined as MSR_MC16_ADDR in SDM.
1001 MSR_IVY_BRIDGE_MC17_ADDR is defined as MSR_MC17_ADDR in SDM.
1002 MSR_IVY_BRIDGE_MC18_ADDR is defined as MSR_MC18_ADDR in SDM.
1003 MSR_IVY_BRIDGE_MC19_ADDR is defined as MSR_MC19_ADDR in SDM.
1004 MSR_IVY_BRIDGE_MC20_ADDR is defined as MSR_MC20_ADDR in SDM.
1005 MSR_IVY_BRIDGE_MC21_ADDR is defined as MSR_MC21_ADDR in SDM.
1006 MSR_IVY_BRIDGE_MC22_ADDR is defined as MSR_MC22_ADDR in SDM.
1007 MSR_IVY_BRIDGE_MC23_ADDR is defined as MSR_MC23_ADDR in SDM.
1008 MSR_IVY_BRIDGE_MC24_ADDR is defined as MSR_MC24_ADDR in SDM.
1009 MSR_IVY_BRIDGE_MC25_ADDR is defined as MSR_MC25_ADDR in SDM.
1010 MSR_IVY_BRIDGE_MC26_ADDR is defined as MSR_MC26_ADDR in SDM.
1011 MSR_IVY_BRIDGE_MC27_ADDR is defined as MSR_MC27_ADDR in SDM.
1012 MSR_IVY_BRIDGE_MC28_ADDR is defined as MSR_MC28_ADDR in SDM.
1013 MSR_IVY_BRIDGE_MC29_ADDR is defined as MSR_MC29_ADDR in SDM.
1014 MSR_IVY_BRIDGE_MC30_ADDR is defined as MSR_MC30_ADDR in SDM.
1015 MSR_IVY_BRIDGE_MC31_ADDR is defined as MSR_MC31_ADDR in SDM.
1018 #define MSR_IVY_BRIDGE_MC5_ADDR 0x00000416
1019 #define MSR_IVY_BRIDGE_MC6_ADDR 0x0000041A
1020 #define MSR_IVY_BRIDGE_MC7_ADDR 0x0000041E
1021 #define MSR_IVY_BRIDGE_MC8_ADDR 0x00000422
1022 #define MSR_IVY_BRIDGE_MC9_ADDR 0x00000426
1023 #define MSR_IVY_BRIDGE_MC10_ADDR 0x0000042A
1024 #define MSR_IVY_BRIDGE_MC11_ADDR 0x0000042E
1025 #define MSR_IVY_BRIDGE_MC12_ADDR 0x00000432
1026 #define MSR_IVY_BRIDGE_MC13_ADDR 0x00000436
1027 #define MSR_IVY_BRIDGE_MC14_ADDR 0x0000043A
1028 #define MSR_IVY_BRIDGE_MC15_ADDR 0x0000043E
1029 #define MSR_IVY_BRIDGE_MC16_ADDR 0x00000442
1030 #define MSR_IVY_BRIDGE_MC17_ADDR 0x00000446
1031 #define MSR_IVY_BRIDGE_MC18_ADDR 0x0000044A
1032 #define MSR_IVY_BRIDGE_MC19_ADDR 0x0000044E
1033 #define MSR_IVY_BRIDGE_MC20_ADDR 0x00000452
1034 #define MSR_IVY_BRIDGE_MC21_ADDR 0x00000456
1035 #define MSR_IVY_BRIDGE_MC22_ADDR 0x0000045A
1036 #define MSR_IVY_BRIDGE_MC23_ADDR 0x0000045E
1037 #define MSR_IVY_BRIDGE_MC24_ADDR 0x00000462
1038 #define MSR_IVY_BRIDGE_MC25_ADDR 0x00000466
1039 #define MSR_IVY_BRIDGE_MC26_ADDR 0x0000046A
1040 #define MSR_IVY_BRIDGE_MC27_ADDR 0x0000046E
1041 #define MSR_IVY_BRIDGE_MC28_ADDR 0x00000472
1042 #define MSR_IVY_BRIDGE_MC29_ADDR 0x00000476
1043 #define MSR_IVY_BRIDGE_MC30_ADDR 0x0000047A
1044 #define MSR_IVY_BRIDGE_MC31_ADDR 0x0000047E
1049 Package. See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
1050 15.3.2.4, "IA32_MCi_MISC MSRs.".
1052 @param ECX MSR_IVY_BRIDGE_MCi_MISC
1053 @param EAX Lower 32-bits of MSR value.
1054 @param EDX Upper 32-bits of MSR value.
1056 <b>Example usage</b>
1060 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_MC5_MISC);
1061 AsmWriteMsr64 (MSR_IVY_BRIDGE_MC5_MISC, Msr);
1063 @note MSR_IVY_BRIDGE_MC5_MISC is defined as MSR_MC5_MISC in SDM.
1064 MSR_IVY_BRIDGE_MC6_MISC is defined as MSR_MC6_MISC in SDM.
1065 MSR_IVY_BRIDGE_MC7_MISC is defined as MSR_MC7_MISC in SDM.
1066 MSR_IVY_BRIDGE_MC8_MISC is defined as MSR_MC8_MISC in SDM.
1067 MSR_IVY_BRIDGE_MC9_MISC is defined as MSR_MC9_MISC in SDM.
1068 MSR_IVY_BRIDGE_MC10_MISC is defined as MSR_MC10_MISC in SDM.
1069 MSR_IVY_BRIDGE_MC11_MISC is defined as MSR_MC11_MISC in SDM.
1070 MSR_IVY_BRIDGE_MC12_MISC is defined as MSR_MC12_MISC in SDM.
1071 MSR_IVY_BRIDGE_MC13_MISC is defined as MSR_MC13_MISC in SDM.
1072 MSR_IVY_BRIDGE_MC14_MISC is defined as MSR_MC14_MISC in SDM.
1073 MSR_IVY_BRIDGE_MC15_MISC is defined as MSR_MC15_MISC in SDM.
1074 MSR_IVY_BRIDGE_MC16_MISC is defined as MSR_MC16_MISC in SDM.
1075 MSR_IVY_BRIDGE_MC17_MISC is defined as MSR_MC17_MISC in SDM.
1076 MSR_IVY_BRIDGE_MC18_MISC is defined as MSR_MC18_MISC in SDM.
1077 MSR_IVY_BRIDGE_MC19_MISC is defined as MSR_MC19_MISC in SDM.
1078 MSR_IVY_BRIDGE_MC20_MISC is defined as MSR_MC20_MISC in SDM.
1079 MSR_IVY_BRIDGE_MC21_MISC is defined as MSR_MC21_MISC in SDM.
1080 MSR_IVY_BRIDGE_MC22_MISC is defined as MSR_MC22_MISC in SDM.
1081 MSR_IVY_BRIDGE_MC23_MISC is defined as MSR_MC23_MISC in SDM.
1082 MSR_IVY_BRIDGE_MC24_MISC is defined as MSR_MC24_MISC in SDM.
1083 MSR_IVY_BRIDGE_MC25_MISC is defined as MSR_MC25_MISC in SDM.
1084 MSR_IVY_BRIDGE_MC26_MISC is defined as MSR_MC26_MISC in SDM.
1085 MSR_IVY_BRIDGE_MC27_MISC is defined as MSR_MC27_MISC in SDM.
1086 MSR_IVY_BRIDGE_MC28_MISC is defined as MSR_MC28_MISC in SDM.
1087 MSR_IVY_BRIDGE_MC29_MISC is defined as MSR_MC29_MISC in SDM.
1088 MSR_IVY_BRIDGE_MC30_MISC is defined as MSR_MC30_MISC in SDM.
1089 MSR_IVY_BRIDGE_MC31_MISC is defined as MSR_MC31_MISC in SDM.
1092 #define MSR_IVY_BRIDGE_MC5_MISC 0x00000417
1093 #define MSR_IVY_BRIDGE_MC6_MISC 0x0000041B
1094 #define MSR_IVY_BRIDGE_MC7_MISC 0x0000041F
1095 #define MSR_IVY_BRIDGE_MC8_MISC 0x00000423
1096 #define MSR_IVY_BRIDGE_MC9_MISC 0x00000427
1097 #define MSR_IVY_BRIDGE_MC10_MISC 0x0000042B
1098 #define MSR_IVY_BRIDGE_MC11_MISC 0x0000042F
1099 #define MSR_IVY_BRIDGE_MC12_MISC 0x00000433
1100 #define MSR_IVY_BRIDGE_MC13_MISC 0x00000437
1101 #define MSR_IVY_BRIDGE_MC14_MISC 0x0000043B
1102 #define MSR_IVY_BRIDGE_MC15_MISC 0x0000043F
1103 #define MSR_IVY_BRIDGE_MC16_MISC 0x00000443
1104 #define MSR_IVY_BRIDGE_MC17_MISC 0x00000447
1105 #define MSR_IVY_BRIDGE_MC18_MISC 0x0000044B
1106 #define MSR_IVY_BRIDGE_MC19_MISC 0x0000044F
1107 #define MSR_IVY_BRIDGE_MC20_MISC 0x00000453
1108 #define MSR_IVY_BRIDGE_MC21_MISC 0x00000457
1109 #define MSR_IVY_BRIDGE_MC22_MISC 0x0000045B
1110 #define MSR_IVY_BRIDGE_MC23_MISC 0x0000045F
1111 #define MSR_IVY_BRIDGE_MC24_MISC 0x00000463
1112 #define MSR_IVY_BRIDGE_MC25_MISC 0x00000467
1113 #define MSR_IVY_BRIDGE_MC26_MISC 0x0000046B
1114 #define MSR_IVY_BRIDGE_MC27_MISC 0x0000046F
1115 #define MSR_IVY_BRIDGE_MC28_MISC 0x00000473
1116 #define MSR_IVY_BRIDGE_MC29_MISC 0x00000477
1117 #define MSR_IVY_BRIDGE_MC30_MISC 0x0000047B
1118 #define MSR_IVY_BRIDGE_MC31_MISC 0x0000047F
1123 Package. Misc MAC information of Integrated I/O. (R/O) see Section 15.3.2.4.
1125 @param ECX MSR_IVY_BRIDGE_IA32_MC6_MISC (0x0000041B)
1126 @param EAX Lower 32-bits of MSR value.
1127 Described by the type MSR_IVY_BRIDGE_IA32_MC6_MISC_REGISTER.
1128 @param EDX Upper 32-bits of MSR value.
1129 Described by the type MSR_IVY_BRIDGE_IA32_MC6_MISC_REGISTER.
1131 <b>Example usage</b>
1133 MSR_IVY_BRIDGE_IA32_MC6_MISC_REGISTER Msr;
1135 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_IA32_MC6_MISC);
1137 @note MSR_IVY_BRIDGE_IA32_MC6_MISC is defined as IA32_MC6_MISC in SDM.
1139 #define MSR_IVY_BRIDGE_IA32_MC6_MISC 0x0000041B
1142 MSR information returned for MSR index #MSR_IVY_BRIDGE_IA32_MC6_MISC
1146 /// Individual bit fields
1150 /// [Bits 5:0] Recoverable Address LSB.
1152 UINT32 RecoverableAddressLSB
:6;
1154 /// [Bits 8:6] Address Mode.
1156 UINT32 AddressMode
:3;
1159 /// [Bits 31:16] PCI Express Requestor ID.
1161 UINT32 PCIExpressRequestorID
:16;
1163 /// [Bits 39:32] PCI Express Segment Number.
1165 UINT32 PCIExpressSegmentNumber
:8;
1166 UINT32 Reserved2
:24;
1169 /// All bit fields as a 64-bit value
1172 } MSR_IVY_BRIDGE_IA32_MC6_MISC_REGISTER
;
1176 Package. Package RAPL Perf Status (R/O).
1178 @param ECX MSR_IVY_BRIDGE_PKG_PERF_STATUS (0x00000613)
1179 @param EAX Lower 32-bits of MSR value.
1180 @param EDX Upper 32-bits of MSR value.
1182 <b>Example usage</b>
1186 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_PKG_PERF_STATUS);
1188 @note MSR_IVY_BRIDGE_PKG_PERF_STATUS is defined as MSR_PKG_PERF_STATUS in SDM.
1190 #define MSR_IVY_BRIDGE_PKG_PERF_STATUS 0x00000613
1194 Package. DRAM RAPL Power Limit Control (R/W) See Section 14.9.5, "DRAM RAPL
1197 @param ECX MSR_IVY_BRIDGE_DRAM_POWER_LIMIT (0x00000618)
1198 @param EAX Lower 32-bits of MSR value.
1199 @param EDX Upper 32-bits of MSR value.
1201 <b>Example usage</b>
1205 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_DRAM_POWER_LIMIT);
1206 AsmWriteMsr64 (MSR_IVY_BRIDGE_DRAM_POWER_LIMIT, Msr);
1208 @note MSR_IVY_BRIDGE_DRAM_POWER_LIMIT is defined as MSR_DRAM_POWER_LIMIT in SDM.
1210 #define MSR_IVY_BRIDGE_DRAM_POWER_LIMIT 0x00000618
1214 Package. DRAM Energy Status (R/O) See Section 14.9.5, "DRAM RAPL Domain.".
1216 @param ECX MSR_IVY_BRIDGE_DRAM_ENERGY_STATUS (0x00000619)
1217 @param EAX Lower 32-bits of MSR value.
1218 @param EDX Upper 32-bits of MSR value.
1220 <b>Example usage</b>
1224 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_DRAM_ENERGY_STATUS);
1226 @note MSR_IVY_BRIDGE_DRAM_ENERGY_STATUS is defined as MSR_DRAM_ENERGY_STATUS in SDM.
1228 #define MSR_IVY_BRIDGE_DRAM_ENERGY_STATUS 0x00000619
1232 Package. DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM
1235 @param ECX MSR_IVY_BRIDGE_DRAM_PERF_STATUS (0x0000061B)
1236 @param EAX Lower 32-bits of MSR value.
1237 @param EDX Upper 32-bits of MSR value.
1239 <b>Example usage</b>
1243 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_DRAM_PERF_STATUS);
1245 @note MSR_IVY_BRIDGE_DRAM_PERF_STATUS is defined as MSR_DRAM_PERF_STATUS in SDM.
1247 #define MSR_IVY_BRIDGE_DRAM_PERF_STATUS 0x0000061B
1251 Package. DRAM RAPL Parameters (R/W) See Section 14.9.5, "DRAM RAPL Domain.".
1253 @param ECX MSR_IVY_BRIDGE_DRAM_POWER_INFO (0x0000061C)
1254 @param EAX Lower 32-bits of MSR value.
1255 @param EDX Upper 32-bits of MSR value.
1257 <b>Example usage</b>
1261 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_DRAM_POWER_INFO);
1262 AsmWriteMsr64 (MSR_IVY_BRIDGE_DRAM_POWER_INFO, Msr);
1264 @note MSR_IVY_BRIDGE_DRAM_POWER_INFO is defined as MSR_DRAM_POWER_INFO in SDM.
1266 #define MSR_IVY_BRIDGE_DRAM_POWER_INFO 0x0000061C
1270 Thread. See Section 18.7.1.1, "Precise Event Based Sampling (PEBS).".
1272 @param ECX MSR_IVY_BRIDGE_PEBS_ENABLE (0x000003F1)
1273 @param EAX Lower 32-bits of MSR value.
1274 Described by the type MSR_IVY_BRIDGE_PEBS_ENABLE_REGISTER.
1275 @param EDX Upper 32-bits of MSR value.
1276 Described by the type MSR_IVY_BRIDGE_PEBS_ENABLE_REGISTER.
1278 <b>Example usage</b>
1280 MSR_IVY_BRIDGE_PEBS_ENABLE_REGISTER Msr;
1282 Msr.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_PEBS_ENABLE);
1283 AsmWriteMsr64 (MSR_IVY_BRIDGE_PEBS_ENABLE, Msr.Uint64);
1285 @note MSR_IVY_BRIDGE_PEBS_ENABLE is defined as MSR_PEBS_ENABLE in SDM.
1287 #define MSR_IVY_BRIDGE_PEBS_ENABLE 0x000003F1
1290 MSR information returned for MSR index #MSR_IVY_BRIDGE_PEBS_ENABLE
1294 /// Individual bit fields
1298 /// [Bit 0] Enable PEBS on IA32_PMC0. (R/W).
1300 UINT32 PEBS_EN_PMC0
:1;
1302 /// [Bit 1] Enable PEBS on IA32_PMC1. (R/W).
1304 UINT32 PEBS_EN_PMC1
:1;
1306 /// [Bit 2] Enable PEBS on IA32_PMC2. (R/W).
1308 UINT32 PEBS_EN_PMC2
:1;
1310 /// [Bit 3] Enable PEBS on IA32_PMC3. (R/W).
1312 UINT32 PEBS_EN_PMC3
:1;
1313 UINT32 Reserved1
:28;
1315 /// [Bit 32] Enable Load Latency on IA32_PMC0. (R/W).
1317 UINT32 LL_EN_PMC0
:1;
1319 /// [Bit 33] Enable Load Latency on IA32_PMC1. (R/W).
1321 UINT32 LL_EN_PMC1
:1;
1323 /// [Bit 34] Enable Load Latency on IA32_PMC2. (R/W).
1325 UINT32 LL_EN_PMC2
:1;
1327 /// [Bit 35] Enable Load Latency on IA32_PMC3. (R/W).
1329 UINT32 LL_EN_PMC3
:1;
1330 UINT32 Reserved2
:28;
1333 /// All bit fields as a 64-bit value
1336 } MSR_IVY_BRIDGE_PEBS_ENABLE_REGISTER
;
1340 Package. Uncore perfmon per-socket global control.
1342 @param ECX MSR_IVY_BRIDGE_PMON_GLOBAL_CTL (0x00000C00)
1343 @param EAX Lower 32-bits of MSR value.
1344 @param EDX Upper 32-bits of MSR value.
1346 <b>Example usage</b>
1350 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_PMON_GLOBAL_CTL);
1351 AsmWriteMsr64 (MSR_IVY_BRIDGE_PMON_GLOBAL_CTL, Msr);
1353 @note MSR_IVY_BRIDGE_PMON_GLOBAL_CTL is defined as MSR_PMON_GLOBAL_CTL in SDM.
1355 #define MSR_IVY_BRIDGE_PMON_GLOBAL_CTL 0x00000C00
1359 Package. Uncore perfmon per-socket global status.
1361 @param ECX MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS (0x00000C01)
1362 @param EAX Lower 32-bits of MSR value.
1363 @param EDX Upper 32-bits of MSR value.
1365 <b>Example usage</b>
1369 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS);
1370 AsmWriteMsr64 (MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS, Msr);
1372 @note MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS is defined as MSR_PMON_GLOBAL_STATUS in SDM.
1374 #define MSR_IVY_BRIDGE_PMON_GLOBAL_STATUS 0x00000C01
1378 Package. Uncore perfmon per-socket global configuration.
1380 @param ECX MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG (0x00000C06)
1381 @param EAX Lower 32-bits of MSR value.
1382 @param EDX Upper 32-bits of MSR value.
1384 <b>Example usage</b>
1388 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG);
1389 AsmWriteMsr64 (MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG, Msr);
1391 @note MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG is defined as MSR_PMON_GLOBAL_CONFIG in SDM.
1393 #define MSR_IVY_BRIDGE_PMON_GLOBAL_CONFIG 0x00000C06
1397 Package. Uncore U-box perfmon U-box wide status.
1399 @param ECX MSR_IVY_BRIDGE_U_PMON_BOX_STATUS (0x00000C15)
1400 @param EAX Lower 32-bits of MSR value.
1401 @param EDX Upper 32-bits of MSR value.
1403 <b>Example usage</b>
1407 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_U_PMON_BOX_STATUS);
1408 AsmWriteMsr64 (MSR_IVY_BRIDGE_U_PMON_BOX_STATUS, Msr);
1410 @note MSR_IVY_BRIDGE_U_PMON_BOX_STATUS is defined as MSR_U_PMON_BOX_STATUS in SDM.
1412 #define MSR_IVY_BRIDGE_U_PMON_BOX_STATUS 0x00000C15
1416 Package. Uncore PCU perfmon box wide status.
1418 @param ECX MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS (0x00000C35)
1419 @param EAX Lower 32-bits of MSR value.
1420 @param EDX Upper 32-bits of MSR value.
1422 <b>Example usage</b>
1426 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS);
1427 AsmWriteMsr64 (MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS, Msr);
1429 @note MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS is defined as MSR_PCU_PMON_BOX_STATUS in SDM.
1431 #define MSR_IVY_BRIDGE_PCU_PMON_BOX_STATUS 0x00000C35
1435 Package. Uncore C-box 0 perfmon box wide filter1.
1437 @param ECX MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1 (0x00000D1A)
1438 @param EAX Lower 32-bits of MSR value.
1439 @param EDX Upper 32-bits of MSR value.
1441 <b>Example usage</b>
1445 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1);
1446 AsmWriteMsr64 (MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1, Msr);
1448 @note MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1 is defined as MSR_C0_PMON_BOX_FILTER1 in SDM.
1450 #define MSR_IVY_BRIDGE_C0_PMON_BOX_FILTER1 0x00000D1A
1454 Package. Uncore C-box 1 perfmon box wide filter1.
1456 @param ECX MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1 (0x00000D3A)
1457 @param EAX Lower 32-bits of MSR value.
1458 @param EDX Upper 32-bits of MSR value.
1460 <b>Example usage</b>
1464 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1);
1465 AsmWriteMsr64 (MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1, Msr);
1467 @note MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1 is defined as MSR_C1_PMON_BOX_FILTER1 in SDM.
1469 #define MSR_IVY_BRIDGE_C1_PMON_BOX_FILTER1 0x00000D3A
1473 Package. Uncore C-box 2 perfmon box wide filter1.
1475 @param ECX MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1 (0x00000D5A)
1476 @param EAX Lower 32-bits of MSR value.
1477 @param EDX Upper 32-bits of MSR value.
1479 <b>Example usage</b>
1483 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1);
1484 AsmWriteMsr64 (MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1, Msr);
1486 @note MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1 is defined as MSR_C2_PMON_BOX_FILTER1 in SDM.
1488 #define MSR_IVY_BRIDGE_C2_PMON_BOX_FILTER1 0x00000D5A
1492 Package. Uncore C-box 3 perfmon box wide filter1.
1494 @param ECX MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1 (0x00000D7A)
1495 @param EAX Lower 32-bits of MSR value.
1496 @param EDX Upper 32-bits of MSR value.
1498 <b>Example usage</b>
1502 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1);
1503 AsmWriteMsr64 (MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1, Msr);
1505 @note MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1 is defined as MSR_C3_PMON_BOX_FILTER1 in SDM.
1507 #define MSR_IVY_BRIDGE_C3_PMON_BOX_FILTER1 0x00000D7A
1511 Package. Uncore C-box 4 perfmon box wide filter1.
1513 @param ECX MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1 (0x00000D9A)
1514 @param EAX Lower 32-bits of MSR value.
1515 @param EDX Upper 32-bits of MSR value.
1517 <b>Example usage</b>
1521 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1);
1522 AsmWriteMsr64 (MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1, Msr);
1524 @note MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1 is defined as MSR_C4_PMON_BOX_FILTER1 in SDM.
1526 #define MSR_IVY_BRIDGE_C4_PMON_BOX_FILTER1 0x00000D9A
1530 Package. Uncore C-box 5 perfmon box wide filter1.
1532 @param ECX MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1 (0x00000DBA)
1533 @param EAX Lower 32-bits of MSR value.
1534 @param EDX Upper 32-bits of MSR value.
1536 <b>Example usage</b>
1540 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1);
1541 AsmWriteMsr64 (MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1, Msr);
1543 @note MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1 is defined as MSR_C5_PMON_BOX_FILTER1 in SDM.
1545 #define MSR_IVY_BRIDGE_C5_PMON_BOX_FILTER1 0x00000DBA
1549 Package. Uncore C-box 6 perfmon box wide filter1.
1551 @param ECX MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1 (0x00000DDA)
1552 @param EAX Lower 32-bits of MSR value.
1553 @param EDX Upper 32-bits of MSR value.
1555 <b>Example usage</b>
1559 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1);
1560 AsmWriteMsr64 (MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1, Msr);
1562 @note MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1 is defined as MSR_C6_PMON_BOX_FILTER1 in SDM.
1564 #define MSR_IVY_BRIDGE_C6_PMON_BOX_FILTER1 0x00000DDA
1568 Package. Uncore C-box 7 perfmon box wide filter1.
1570 @param ECX MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1 (0x00000DFA)
1571 @param EAX Lower 32-bits of MSR value.
1572 @param EDX Upper 32-bits of MSR value.
1574 <b>Example usage</b>
1578 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1);
1579 AsmWriteMsr64 (MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1, Msr);
1581 @note MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1 is defined as MSR_C7_PMON_BOX_FILTER1 in SDM.
1583 #define MSR_IVY_BRIDGE_C7_PMON_BOX_FILTER1 0x00000DFA
1587 Package. Uncore C-box 8 perfmon local box wide control.
1589 @param ECX MSR_IVY_BRIDGE_C8_PMON_BOX_CTL (0x00000E04)
1590 @param EAX Lower 32-bits of MSR value.
1591 @param EDX Upper 32-bits of MSR value.
1593 <b>Example usage</b>
1597 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_BOX_CTL);
1598 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_BOX_CTL, Msr);
1600 @note MSR_IVY_BRIDGE_C8_PMON_BOX_CTL is defined as MSR_C8_PMON_BOX_CTL in SDM.
1602 #define MSR_IVY_BRIDGE_C8_PMON_BOX_CTL 0x00000E04
1606 Package. Uncore C-box 8 perfmon event select for C-box 8 counter 0.
1608 @param ECX MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0 (0x00000E10)
1609 @param EAX Lower 32-bits of MSR value.
1610 @param EDX Upper 32-bits of MSR value.
1612 <b>Example usage</b>
1616 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0);
1617 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0, Msr);
1619 @note MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0 is defined as MSR_C8_PMON_EVNTSEL0 in SDM.
1621 #define MSR_IVY_BRIDGE_C8_PMON_EVNTSEL0 0x00000E10
1625 Package. Uncore C-box 8 perfmon event select for C-box 8 counter 1.
1627 @param ECX MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1 (0x00000E11)
1628 @param EAX Lower 32-bits of MSR value.
1629 @param EDX Upper 32-bits of MSR value.
1631 <b>Example usage</b>
1635 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1);
1636 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1, Msr);
1638 @note MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1 is defined as MSR_C8_PMON_EVNTSEL1 in SDM.
1640 #define MSR_IVY_BRIDGE_C8_PMON_EVNTSEL1 0x00000E11
1644 Package. Uncore C-box 8 perfmon event select for C-box 8 counter 2.
1646 @param ECX MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2 (0x00000E12)
1647 @param EAX Lower 32-bits of MSR value.
1648 @param EDX Upper 32-bits of MSR value.
1650 <b>Example usage</b>
1654 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2);
1655 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2, Msr);
1657 @note MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2 is defined as MSR_C8_PMON_EVNTSEL2 in SDM.
1659 #define MSR_IVY_BRIDGE_C8_PMON_EVNTSEL2 0x00000E12
1663 Package. Uncore C-box 8 perfmon event select for C-box 8 counter 3.
1665 @param ECX MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3 (0x00000E13)
1666 @param EAX Lower 32-bits of MSR value.
1667 @param EDX Upper 32-bits of MSR value.
1669 <b>Example usage</b>
1673 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3);
1674 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3, Msr);
1676 @note MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3 is defined as MSR_C8_PMON_EVNTSEL3 in SDM.
1678 #define MSR_IVY_BRIDGE_C8_PMON_EVNTSEL3 0x00000E13
1682 Package. Uncore C-box 8 perfmon box wide filter.
1684 @param ECX MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER (0x00000E14)
1685 @param EAX Lower 32-bits of MSR value.
1686 @param EDX Upper 32-bits of MSR value.
1688 <b>Example usage</b>
1692 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER);
1693 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER, Msr);
1695 @note MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER is defined as MSR_C8_PMON_BOX_FILTER in SDM.
1697 #define MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER 0x00000E14
1701 Package. Uncore C-box 8 perfmon counter 0.
1703 @param ECX MSR_IVY_BRIDGE_C8_PMON_CTR0 (0x00000E16)
1704 @param EAX Lower 32-bits of MSR value.
1705 @param EDX Upper 32-bits of MSR value.
1707 <b>Example usage</b>
1711 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_CTR0);
1712 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_CTR0, Msr);
1714 @note MSR_IVY_BRIDGE_C8_PMON_CTR0 is defined as MSR_C8_PMON_CTR0 in SDM.
1716 #define MSR_IVY_BRIDGE_C8_PMON_CTR0 0x00000E16
1720 Package. Uncore C-box 8 perfmon counter 1.
1722 @param ECX MSR_IVY_BRIDGE_C8_PMON_CTR1 (0x00000E17)
1723 @param EAX Lower 32-bits of MSR value.
1724 @param EDX Upper 32-bits of MSR value.
1726 <b>Example usage</b>
1730 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_CTR1);
1731 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_CTR1, Msr);
1733 @note MSR_IVY_BRIDGE_C8_PMON_CTR1 is defined as MSR_C8_PMON_CTR1 in SDM.
1735 #define MSR_IVY_BRIDGE_C8_PMON_CTR1 0x00000E17
1739 Package. Uncore C-box 8 perfmon counter 2.
1741 @param ECX MSR_IVY_BRIDGE_C8_PMON_CTR2 (0x00000E18)
1742 @param EAX Lower 32-bits of MSR value.
1743 @param EDX Upper 32-bits of MSR value.
1745 <b>Example usage</b>
1749 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_CTR2);
1750 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_CTR2, Msr);
1752 @note MSR_IVY_BRIDGE_C8_PMON_CTR2 is defined as MSR_C8_PMON_CTR2 in SDM.
1754 #define MSR_IVY_BRIDGE_C8_PMON_CTR2 0x00000E18
1758 Package. Uncore C-box 8 perfmon counter 3.
1760 @param ECX MSR_IVY_BRIDGE_C8_PMON_CTR3 (0x00000E19)
1761 @param EAX Lower 32-bits of MSR value.
1762 @param EDX Upper 32-bits of MSR value.
1764 <b>Example usage</b>
1768 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_CTR3);
1769 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_CTR3, Msr);
1771 @note MSR_IVY_BRIDGE_C8_PMON_CTR3 is defined as MSR_C8_PMON_CTR3 in SDM.
1773 #define MSR_IVY_BRIDGE_C8_PMON_CTR3 0x00000E19
1777 Package. Uncore C-box 8 perfmon box wide filter1.
1779 @param ECX MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1 (0x00000E1A)
1780 @param EAX Lower 32-bits of MSR value.
1781 @param EDX Upper 32-bits of MSR value.
1783 <b>Example usage</b>
1787 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1);
1788 AsmWriteMsr64 (MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1, Msr);
1790 @note MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1 is defined as MSR_C8_PMON_BOX_FILTER1 in SDM.
1792 #define MSR_IVY_BRIDGE_C8_PMON_BOX_FILTER1 0x00000E1A
1796 Package. Uncore C-box 9 perfmon local box wide control.
1798 @param ECX MSR_IVY_BRIDGE_C9_PMON_BOX_CTL (0x00000E24)
1799 @param EAX Lower 32-bits of MSR value.
1800 @param EDX Upper 32-bits of MSR value.
1802 <b>Example usage</b>
1806 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_BOX_CTL);
1807 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_BOX_CTL, Msr);
1809 @note MSR_IVY_BRIDGE_C9_PMON_BOX_CTL is defined as MSR_C9_PMON_BOX_CTL in SDM.
1811 #define MSR_IVY_BRIDGE_C9_PMON_BOX_CTL 0x00000E24
1815 Package. Uncore C-box 9 perfmon event select for C-box 9 counter 0.
1817 @param ECX MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0 (0x00000E30)
1818 @param EAX Lower 32-bits of MSR value.
1819 @param EDX Upper 32-bits of MSR value.
1821 <b>Example usage</b>
1825 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0);
1826 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0, Msr);
1828 @note MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0 is defined as MSR_C9_PMON_EVNTSEL0 in SDM.
1830 #define MSR_IVY_BRIDGE_C9_PMON_EVNTSEL0 0x00000E30
1834 Package. Uncore C-box 9 perfmon event select for C-box 9 counter 1.
1836 @param ECX MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1 (0x00000E31)
1837 @param EAX Lower 32-bits of MSR value.
1838 @param EDX Upper 32-bits of MSR value.
1840 <b>Example usage</b>
1844 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1);
1845 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1, Msr);
1847 @note MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1 is defined as MSR_C9_PMON_EVNTSEL1 in SDM.
1849 #define MSR_IVY_BRIDGE_C9_PMON_EVNTSEL1 0x00000E31
1853 Package. Uncore C-box 9 perfmon event select for C-box 9 counter 2.
1855 @param ECX MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2 (0x00000E32)
1856 @param EAX Lower 32-bits of MSR value.
1857 @param EDX Upper 32-bits of MSR value.
1859 <b>Example usage</b>
1863 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2);
1864 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2, Msr);
1866 @note MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2 is defined as MSR_C9_PMON_EVNTSEL2 in SDM.
1868 #define MSR_IVY_BRIDGE_C9_PMON_EVNTSEL2 0x00000E32
1872 Package. Uncore C-box 9 perfmon event select for C-box 9 counter 3.
1874 @param ECX MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3 (0x00000E33)
1875 @param EAX Lower 32-bits of MSR value.
1876 @param EDX Upper 32-bits of MSR value.
1878 <b>Example usage</b>
1882 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3);
1883 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3, Msr);
1885 @note MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3 is defined as MSR_C9_PMON_EVNTSEL3 in SDM.
1887 #define MSR_IVY_BRIDGE_C9_PMON_EVNTSEL3 0x00000E33
1891 Package. Uncore C-box 9 perfmon box wide filter.
1893 @param ECX MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER (0x00000E34)
1894 @param EAX Lower 32-bits of MSR value.
1895 @param EDX Upper 32-bits of MSR value.
1897 <b>Example usage</b>
1901 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER);
1902 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER, Msr);
1904 @note MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER is defined as MSR_C9_PMON_BOX_FILTER in SDM.
1906 #define MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER 0x00000E34
1910 Package. Uncore C-box 9 perfmon counter 0.
1912 @param ECX MSR_IVY_BRIDGE_C9_PMON_CTR0 (0x00000E36)
1913 @param EAX Lower 32-bits of MSR value.
1914 @param EDX Upper 32-bits of MSR value.
1916 <b>Example usage</b>
1920 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_CTR0);
1921 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_CTR0, Msr);
1923 @note MSR_IVY_BRIDGE_C9_PMON_CTR0 is defined as MSR_C9_PMON_CTR0 in SDM.
1925 #define MSR_IVY_BRIDGE_C9_PMON_CTR0 0x00000E36
1929 Package. Uncore C-box 9 perfmon counter 1.
1931 @param ECX MSR_IVY_BRIDGE_C9_PMON_CTR1 (0x00000E37)
1932 @param EAX Lower 32-bits of MSR value.
1933 @param EDX Upper 32-bits of MSR value.
1935 <b>Example usage</b>
1939 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_CTR1);
1940 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_CTR1, Msr);
1942 @note MSR_IVY_BRIDGE_C9_PMON_CTR1 is defined as MSR_C9_PMON_CTR1 in SDM.
1944 #define MSR_IVY_BRIDGE_C9_PMON_CTR1 0x00000E37
1948 Package. Uncore C-box 9 perfmon counter 2.
1950 @param ECX MSR_IVY_BRIDGE_C9_PMON_CTR2 (0x00000E38)
1951 @param EAX Lower 32-bits of MSR value.
1952 @param EDX Upper 32-bits of MSR value.
1954 <b>Example usage</b>
1958 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_CTR2);
1959 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_CTR2, Msr);
1961 @note MSR_IVY_BRIDGE_C9_PMON_CTR2 is defined as MSR_C9_PMON_CTR2 in SDM.
1963 #define MSR_IVY_BRIDGE_C9_PMON_CTR2 0x00000E38
1967 Package. Uncore C-box 9 perfmon counter 3.
1969 @param ECX MSR_IVY_BRIDGE_C9_PMON_CTR3 (0x00000E39)
1970 @param EAX Lower 32-bits of MSR value.
1971 @param EDX Upper 32-bits of MSR value.
1973 <b>Example usage</b>
1977 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_CTR3);
1978 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_CTR3, Msr);
1980 @note MSR_IVY_BRIDGE_C9_PMON_CTR3 is defined as MSR_C9_PMON_CTR3 in SDM.
1982 #define MSR_IVY_BRIDGE_C9_PMON_CTR3 0x00000E39
1986 Package. Uncore C-box 9 perfmon box wide filter1.
1988 @param ECX MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1 (0x00000E3A)
1989 @param EAX Lower 32-bits of MSR value.
1990 @param EDX Upper 32-bits of MSR value.
1992 <b>Example usage</b>
1996 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1);
1997 AsmWriteMsr64 (MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1, Msr);
1999 @note MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1 is defined as MSR_C9_PMON_BOX_FILTER1 in SDM.
2001 #define MSR_IVY_BRIDGE_C9_PMON_BOX_FILTER1 0x00000E3A
2005 Package. Uncore C-box 10 perfmon local box wide control.
2007 @param ECX MSR_IVY_BRIDGE_C10_PMON_BOX_CTL (0x00000E44)
2008 @param EAX Lower 32-bits of MSR value.
2009 @param EDX Upper 32-bits of MSR value.
2011 <b>Example usage</b>
2015 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_BOX_CTL);
2016 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_BOX_CTL, Msr);
2018 @note MSR_IVY_BRIDGE_C10_PMON_BOX_CTL is defined as MSR_C10_PMON_BOX_CTL in SDM.
2020 #define MSR_IVY_BRIDGE_C10_PMON_BOX_CTL 0x00000E44
2024 Package. Uncore C-box 10 perfmon event select for C-box 10 counter 0.
2026 @param ECX MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0 (0x00000E50)
2027 @param EAX Lower 32-bits of MSR value.
2028 @param EDX Upper 32-bits of MSR value.
2030 <b>Example usage</b>
2034 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0);
2035 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0, Msr);
2037 @note MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0 is defined as MSR_C10_PMON_EVNTSEL0 in SDM.
2039 #define MSR_IVY_BRIDGE_C10_PMON_EVNTSEL0 0x00000E50
2043 Package. Uncore C-box 10 perfmon event select for C-box 10 counter 1.
2045 @param ECX MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1 (0x00000E51)
2046 @param EAX Lower 32-bits of MSR value.
2047 @param EDX Upper 32-bits of MSR value.
2049 <b>Example usage</b>
2053 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1);
2054 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1, Msr);
2056 @note MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1 is defined as MSR_C10_PMON_EVNTSEL1 in SDM.
2058 #define MSR_IVY_BRIDGE_C10_PMON_EVNTSEL1 0x00000E51
2062 Package. Uncore C-box 10 perfmon event select for C-box 10 counter 2.
2064 @param ECX MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2 (0x00000E52)
2065 @param EAX Lower 32-bits of MSR value.
2066 @param EDX Upper 32-bits of MSR value.
2068 <b>Example usage</b>
2072 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2);
2073 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2, Msr);
2075 @note MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2 is defined as MSR_C10_PMON_EVNTSEL2 in SDM.
2077 #define MSR_IVY_BRIDGE_C10_PMON_EVNTSEL2 0x00000E52
2081 Package. Uncore C-box 10 perfmon event select for C-box 10 counter 3.
2083 @param ECX MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3 (0x00000E53)
2084 @param EAX Lower 32-bits of MSR value.
2085 @param EDX Upper 32-bits of MSR value.
2087 <b>Example usage</b>
2091 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3);
2092 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3, Msr);
2094 @note MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3 is defined as MSR_C10_PMON_EVNTSEL3 in SDM.
2096 #define MSR_IVY_BRIDGE_C10_PMON_EVNTSEL3 0x00000E53
2100 Package. Uncore C-box 10 perfmon box wide filter.
2102 @param ECX MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER (0x00000E54)
2103 @param EAX Lower 32-bits of MSR value.
2104 @param EDX Upper 32-bits of MSR value.
2106 <b>Example usage</b>
2110 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER);
2111 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER, Msr);
2113 @note MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER is defined as MSR_C10_PMON_BOX_FILTER in SDM.
2115 #define MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER 0x00000E54
2119 Package. Uncore C-box 10 perfmon counter 0.
2121 @param ECX MSR_IVY_BRIDGE_C10_PMON_CTR0 (0x00000E56)
2122 @param EAX Lower 32-bits of MSR value.
2123 @param EDX Upper 32-bits of MSR value.
2125 <b>Example usage</b>
2129 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_CTR0);
2130 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_CTR0, Msr);
2132 @note MSR_IVY_BRIDGE_C10_PMON_CTR0 is defined as MSR_C10_PMON_CTR0 in SDM.
2134 #define MSR_IVY_BRIDGE_C10_PMON_CTR0 0x00000E56
2138 Package. Uncore C-box 10 perfmon counter 1.
2140 @param ECX MSR_IVY_BRIDGE_C10_PMON_CTR1 (0x00000E57)
2141 @param EAX Lower 32-bits of MSR value.
2142 @param EDX Upper 32-bits of MSR value.
2144 <b>Example usage</b>
2148 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_CTR1);
2149 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_CTR1, Msr);
2151 @note MSR_IVY_BRIDGE_C10_PMON_CTR1 is defined as MSR_C10_PMON_CTR1 in SDM.
2153 #define MSR_IVY_BRIDGE_C10_PMON_CTR1 0x00000E57
2157 Package. Uncore C-box 10 perfmon counter 2.
2159 @param ECX MSR_IVY_BRIDGE_C10_PMON_CTR2 (0x00000E58)
2160 @param EAX Lower 32-bits of MSR value.
2161 @param EDX Upper 32-bits of MSR value.
2163 <b>Example usage</b>
2167 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_CTR2);
2168 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_CTR2, Msr);
2170 @note MSR_IVY_BRIDGE_C10_PMON_CTR2 is defined as MSR_C10_PMON_CTR2 in SDM.
2172 #define MSR_IVY_BRIDGE_C10_PMON_CTR2 0x00000E58
2176 Package. Uncore C-box 10 perfmon counter 3.
2178 @param ECX MSR_IVY_BRIDGE_C10_PMON_CTR3 (0x00000E59)
2179 @param EAX Lower 32-bits of MSR value.
2180 @param EDX Upper 32-bits of MSR value.
2182 <b>Example usage</b>
2186 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_CTR3);
2187 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_CTR3, Msr);
2189 @note MSR_IVY_BRIDGE_C10_PMON_CTR3 is defined as MSR_C10_PMON_CTR3 in SDM.
2191 #define MSR_IVY_BRIDGE_C10_PMON_CTR3 0x00000E59
2195 Package. Uncore C-box 10 perfmon box wide filter1.
2197 @param ECX MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1 (0x00000E5A)
2198 @param EAX Lower 32-bits of MSR value.
2199 @param EDX Upper 32-bits of MSR value.
2201 <b>Example usage</b>
2205 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1);
2206 AsmWriteMsr64 (MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1, Msr);
2208 @note MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1 is defined as MSR_C10_PMON_BOX_FILTER1 in SDM.
2210 #define MSR_IVY_BRIDGE_C10_PMON_BOX_FILTER1 0x00000E5A
2214 Package. Uncore C-box 11 perfmon local box wide control.
2216 @param ECX MSR_IVY_BRIDGE_C11_PMON_BOX_CTL (0x00000E64)
2217 @param EAX Lower 32-bits of MSR value.
2218 @param EDX Upper 32-bits of MSR value.
2220 <b>Example usage</b>
2224 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_BOX_CTL);
2225 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_BOX_CTL, Msr);
2227 @note MSR_IVY_BRIDGE_C11_PMON_BOX_CTL is defined as MSR_C11_PMON_BOX_CTL in SDM.
2229 #define MSR_IVY_BRIDGE_C11_PMON_BOX_CTL 0x00000E64
2233 Package. Uncore C-box 11 perfmon event select for C-box 11 counter 0.
2235 @param ECX MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0 (0x00000E70)
2236 @param EAX Lower 32-bits of MSR value.
2237 @param EDX Upper 32-bits of MSR value.
2239 <b>Example usage</b>
2243 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0);
2244 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0, Msr);
2246 @note MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0 is defined as MSR_C11_PMON_EVNTSEL0 in SDM.
2248 #define MSR_IVY_BRIDGE_C11_PMON_EVNTSEL0 0x00000E70
2252 Package. Uncore C-box 11 perfmon event select for C-box 11 counter 1.
2254 @param ECX MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1 (0x00000E71)
2255 @param EAX Lower 32-bits of MSR value.
2256 @param EDX Upper 32-bits of MSR value.
2258 <b>Example usage</b>
2262 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1);
2263 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1, Msr);
2265 @note MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1 is defined as MSR_C11_PMON_EVNTSEL1 in SDM.
2267 #define MSR_IVY_BRIDGE_C11_PMON_EVNTSEL1 0x00000E71
2271 Package. Uncore C-box 11 perfmon event select for C-box 11 counter 2.
2273 @param ECX MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2 (0x00000E72)
2274 @param EAX Lower 32-bits of MSR value.
2275 @param EDX Upper 32-bits of MSR value.
2277 <b>Example usage</b>
2281 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2);
2282 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2, Msr);
2284 @note MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2 is defined as MSR_C11_PMON_EVNTSEL2 in SDM.
2286 #define MSR_IVY_BRIDGE_C11_PMON_EVNTSEL2 0x00000E72
2290 Package. Uncore C-box 11 perfmon event select for C-box 11 counter 3.
2292 @param ECX MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3 (0x00000E73)
2293 @param EAX Lower 32-bits of MSR value.
2294 @param EDX Upper 32-bits of MSR value.
2296 <b>Example usage</b>
2300 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3);
2301 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3, Msr);
2303 @note MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3 is defined as MSR_C11_PMON_EVNTSEL3 in SDM.
2305 #define MSR_IVY_BRIDGE_C11_PMON_EVNTSEL3 0x00000E73
2309 Package. Uncore C-box 11 perfmon box wide filter.
2311 @param ECX MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER (0x00000E74)
2312 @param EAX Lower 32-bits of MSR value.
2313 @param EDX Upper 32-bits of MSR value.
2315 <b>Example usage</b>
2319 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER);
2320 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER, Msr);
2322 @note MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER is defined as MSR_C11_PMON_BOX_FILTER in SDM.
2324 #define MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER 0x00000E74
2328 Package. Uncore C-box 11 perfmon counter 0.
2330 @param ECX MSR_IVY_BRIDGE_C11_PMON_CTR0 (0x00000E76)
2331 @param EAX Lower 32-bits of MSR value.
2332 @param EDX Upper 32-bits of MSR value.
2334 <b>Example usage</b>
2338 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_CTR0);
2339 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_CTR0, Msr);
2341 @note MSR_IVY_BRIDGE_C11_PMON_CTR0 is defined as MSR_C11_PMON_CTR0 in SDM.
2343 #define MSR_IVY_BRIDGE_C11_PMON_CTR0 0x00000E76
2347 Package. Uncore C-box 11 perfmon counter 1.
2349 @param ECX MSR_IVY_BRIDGE_C11_PMON_CTR1 (0x00000E77)
2350 @param EAX Lower 32-bits of MSR value.
2351 @param EDX Upper 32-bits of MSR value.
2353 <b>Example usage</b>
2357 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_CTR1);
2358 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_CTR1, Msr);
2360 @note MSR_IVY_BRIDGE_C11_PMON_CTR1 is defined as MSR_C11_PMON_CTR1 in SDM.
2362 #define MSR_IVY_BRIDGE_C11_PMON_CTR1 0x00000E77
2366 Package. Uncore C-box 11 perfmon counter 2.
2368 @param ECX MSR_IVY_BRIDGE_C11_PMON_CTR2 (0x00000E78)
2369 @param EAX Lower 32-bits of MSR value.
2370 @param EDX Upper 32-bits of MSR value.
2372 <b>Example usage</b>
2376 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_CTR2);
2377 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_CTR2, Msr);
2379 @note MSR_IVY_BRIDGE_C11_PMON_CTR2 is defined as MSR_C11_PMON_CTR2 in SDM.
2381 #define MSR_IVY_BRIDGE_C11_PMON_CTR2 0x00000E78
2385 Package. Uncore C-box 11 perfmon counter 3.
2387 @param ECX MSR_IVY_BRIDGE_C11_PMON_CTR3 (0x00000E79)
2388 @param EAX Lower 32-bits of MSR value.
2389 @param EDX Upper 32-bits of MSR value.
2391 <b>Example usage</b>
2395 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_CTR3);
2396 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_CTR3, Msr);
2398 @note MSR_IVY_BRIDGE_C11_PMON_CTR3 is defined as MSR_C11_PMON_CTR3 in SDM.
2400 #define MSR_IVY_BRIDGE_C11_PMON_CTR3 0x00000E79
2404 Package. Uncore C-box 11 perfmon box wide filter1.
2406 @param ECX MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1 (0x00000E7A)
2407 @param EAX Lower 32-bits of MSR value.
2408 @param EDX Upper 32-bits of MSR value.
2410 <b>Example usage</b>
2414 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1);
2415 AsmWriteMsr64 (MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1, Msr);
2417 @note MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1 is defined as MSR_C11_PMON_BOX_FILTER1 in SDM.
2419 #define MSR_IVY_BRIDGE_C11_PMON_BOX_FILTER1 0x00000E7A
2423 Package. Uncore C-box 12 perfmon local box wide control.
2425 @param ECX MSR_IVY_BRIDGE_C12_PMON_BOX_CTL (0x00000E84)
2426 @param EAX Lower 32-bits of MSR value.
2427 @param EDX Upper 32-bits of MSR value.
2429 <b>Example usage</b>
2433 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_BOX_CTL);
2434 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_BOX_CTL, Msr);
2436 @note MSR_IVY_BRIDGE_C12_PMON_BOX_CTL is defined as MSR_C12_PMON_BOX_CTL in SDM.
2438 #define MSR_IVY_BRIDGE_C12_PMON_BOX_CTL 0x00000E84
2442 Package. Uncore C-box 12 perfmon event select for C-box 12 counter 0.
2444 @param ECX MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0 (0x00000E90)
2445 @param EAX Lower 32-bits of MSR value.
2446 @param EDX Upper 32-bits of MSR value.
2448 <b>Example usage</b>
2452 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0);
2453 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0, Msr);
2455 @note MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0 is defined as MSR_C12_PMON_EVNTSEL0 in SDM.
2457 #define MSR_IVY_BRIDGE_C12_PMON_EVNTSEL0 0x00000E90
2461 Package. Uncore C-box 12 perfmon event select for C-box 12 counter 1.
2463 @param ECX MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1 (0x00000E91)
2464 @param EAX Lower 32-bits of MSR value.
2465 @param EDX Upper 32-bits of MSR value.
2467 <b>Example usage</b>
2471 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1);
2472 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1, Msr);
2474 @note MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1 is defined as MSR_C12_PMON_EVNTSEL1 in SDM.
2476 #define MSR_IVY_BRIDGE_C12_PMON_EVNTSEL1 0x00000E91
2480 Package. Uncore C-box 12 perfmon event select for C-box 12 counter 2.
2482 @param ECX MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2 (0x00000E92)
2483 @param EAX Lower 32-bits of MSR value.
2484 @param EDX Upper 32-bits of MSR value.
2486 <b>Example usage</b>
2490 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2);
2491 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2, Msr);
2493 @note MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2 is defined as MSR_C12_PMON_EVNTSEL2 in SDM.
2495 #define MSR_IVY_BRIDGE_C12_PMON_EVNTSEL2 0x00000E92
2499 Package. Uncore C-box 12 perfmon event select for C-box 12 counter 3.
2501 @param ECX MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3 (0x00000E93)
2502 @param EAX Lower 32-bits of MSR value.
2503 @param EDX Upper 32-bits of MSR value.
2505 <b>Example usage</b>
2509 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3);
2510 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3, Msr);
2512 @note MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3 is defined as MSR_C12_PMON_EVNTSEL3 in SDM.
2514 #define MSR_IVY_BRIDGE_C12_PMON_EVNTSEL3 0x00000E93
2518 Package. Uncore C-box 12 perfmon box wide filter.
2520 @param ECX MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER (0x00000E94)
2521 @param EAX Lower 32-bits of MSR value.
2522 @param EDX Upper 32-bits of MSR value.
2524 <b>Example usage</b>
2528 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER);
2529 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER, Msr);
2531 @note MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER is defined as MSR_C12_PMON_BOX_FILTER in SDM.
2533 #define MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER 0x00000E94
2537 Package. Uncore C-box 12 perfmon counter 0.
2539 @param ECX MSR_IVY_BRIDGE_C12_PMON_CTR0 (0x00000E96)
2540 @param EAX Lower 32-bits of MSR value.
2541 @param EDX Upper 32-bits of MSR value.
2543 <b>Example usage</b>
2547 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_CTR0);
2548 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_CTR0, Msr);
2550 @note MSR_IVY_BRIDGE_C12_PMON_CTR0 is defined as MSR_C12_PMON_CTR0 in SDM.
2552 #define MSR_IVY_BRIDGE_C12_PMON_CTR0 0x00000E96
2556 Package. Uncore C-box 12 perfmon counter 1.
2558 @param ECX MSR_IVY_BRIDGE_C12_PMON_CTR1 (0x00000E97)
2559 @param EAX Lower 32-bits of MSR value.
2560 @param EDX Upper 32-bits of MSR value.
2562 <b>Example usage</b>
2566 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_CTR1);
2567 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_CTR1, Msr);
2569 @note MSR_IVY_BRIDGE_C12_PMON_CTR1 is defined as MSR_C12_PMON_CTR1 in SDM.
2571 #define MSR_IVY_BRIDGE_C12_PMON_CTR1 0x00000E97
2575 Package. Uncore C-box 12 perfmon counter 2.
2577 @param ECX MSR_IVY_BRIDGE_C12_PMON_CTR2 (0x00000E98)
2578 @param EAX Lower 32-bits of MSR value.
2579 @param EDX Upper 32-bits of MSR value.
2581 <b>Example usage</b>
2585 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_CTR2);
2586 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_CTR2, Msr);
2588 @note MSR_IVY_BRIDGE_C12_PMON_CTR2 is defined as MSR_C12_PMON_CTR2 in SDM.
2590 #define MSR_IVY_BRIDGE_C12_PMON_CTR2 0x00000E98
2594 Package. Uncore C-box 12 perfmon counter 3.
2596 @param ECX MSR_IVY_BRIDGE_C12_PMON_CTR3 (0x00000E99)
2597 @param EAX Lower 32-bits of MSR value.
2598 @param EDX Upper 32-bits of MSR value.
2600 <b>Example usage</b>
2604 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_CTR3);
2605 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_CTR3, Msr);
2607 @note MSR_IVY_BRIDGE_C12_PMON_CTR3 is defined as MSR_C12_PMON_CTR3 in SDM.
2609 #define MSR_IVY_BRIDGE_C12_PMON_CTR3 0x00000E99
2613 Package. Uncore C-box 12 perfmon box wide filter1.
2615 @param ECX MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1 (0x00000E9A)
2616 @param EAX Lower 32-bits of MSR value.
2617 @param EDX Upper 32-bits of MSR value.
2619 <b>Example usage</b>
2623 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1);
2624 AsmWriteMsr64 (MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1, Msr);
2626 @note MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1 is defined as MSR_C12_PMON_BOX_FILTER1 in SDM.
2628 #define MSR_IVY_BRIDGE_C12_PMON_BOX_FILTER1 0x00000E9A
2632 Package. Uncore C-box 13 perfmon local box wide control.
2634 @param ECX MSR_IVY_BRIDGE_C13_PMON_BOX_CTL (0x00000EA4)
2635 @param EAX Lower 32-bits of MSR value.
2636 @param EDX Upper 32-bits of MSR value.
2638 <b>Example usage</b>
2642 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_BOX_CTL);
2643 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_BOX_CTL, Msr);
2645 @note MSR_IVY_BRIDGE_C13_PMON_BOX_CTL is defined as MSR_C13_PMON_BOX_CTL in SDM.
2647 #define MSR_IVY_BRIDGE_C13_PMON_BOX_CTL 0x00000EA4
2651 Package. Uncore C-box 13 perfmon event select for C-box 13 counter 0.
2653 @param ECX MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0 (0x00000EB0)
2654 @param EAX Lower 32-bits of MSR value.
2655 @param EDX Upper 32-bits of MSR value.
2657 <b>Example usage</b>
2661 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0);
2662 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0, Msr);
2664 @note MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0 is defined as MSR_C13_PMON_EVNTSEL0 in SDM.
2666 #define MSR_IVY_BRIDGE_C13_PMON_EVNTSEL0 0x00000EB0
2670 Package. Uncore C-box 13 perfmon event select for C-box 13 counter 1.
2672 @param ECX MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1 (0x00000EB1)
2673 @param EAX Lower 32-bits of MSR value.
2674 @param EDX Upper 32-bits of MSR value.
2676 <b>Example usage</b>
2680 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1);
2681 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1, Msr);
2683 @note MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1 is defined as MSR_C13_PMON_EVNTSEL1 in SDM.
2685 #define MSR_IVY_BRIDGE_C13_PMON_EVNTSEL1 0x00000EB1
2689 Package. Uncore C-box 13 perfmon event select for C-box 13 counter 2.
2691 @param ECX MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2 (0x00000EB2)
2692 @param EAX Lower 32-bits of MSR value.
2693 @param EDX Upper 32-bits of MSR value.
2695 <b>Example usage</b>
2699 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2);
2700 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2, Msr);
2702 @note MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2 is defined as MSR_C13_PMON_EVNTSEL2 in SDM.
2704 #define MSR_IVY_BRIDGE_C13_PMON_EVNTSEL2 0x00000EB2
2708 Package. Uncore C-box 13 perfmon event select for C-box 13 counter 3.
2710 @param ECX MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3 (0x00000EB3)
2711 @param EAX Lower 32-bits of MSR value.
2712 @param EDX Upper 32-bits of MSR value.
2714 <b>Example usage</b>
2718 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3);
2719 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3, Msr);
2721 @note MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3 is defined as MSR_C13_PMON_EVNTSEL3 in SDM.
2723 #define MSR_IVY_BRIDGE_C13_PMON_EVNTSEL3 0x00000EB3
2727 Package. Uncore C-box 13 perfmon box wide filter.
2729 @param ECX MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER (0x00000EB4)
2730 @param EAX Lower 32-bits of MSR value.
2731 @param EDX Upper 32-bits of MSR value.
2733 <b>Example usage</b>
2737 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER);
2738 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER, Msr);
2740 @note MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER is defined as MSR_C13_PMON_BOX_FILTER in SDM.
2742 #define MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER 0x00000EB4
2746 Package. Uncore C-box 13 perfmon counter 0.
2748 @param ECX MSR_IVY_BRIDGE_C13_PMON_CTR0 (0x00000EB6)
2749 @param EAX Lower 32-bits of MSR value.
2750 @param EDX Upper 32-bits of MSR value.
2752 <b>Example usage</b>
2756 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_CTR0);
2757 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_CTR0, Msr);
2759 @note MSR_IVY_BRIDGE_C13_PMON_CTR0 is defined as MSR_C13_PMON_CTR0 in SDM.
2761 #define MSR_IVY_BRIDGE_C13_PMON_CTR0 0x00000EB6
2765 Package. Uncore C-box 13 perfmon counter 1.
2767 @param ECX MSR_IVY_BRIDGE_C13_PMON_CTR1 (0x00000EB7)
2768 @param EAX Lower 32-bits of MSR value.
2769 @param EDX Upper 32-bits of MSR value.
2771 <b>Example usage</b>
2775 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_CTR1);
2776 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_CTR1, Msr);
2778 @note MSR_IVY_BRIDGE_C13_PMON_CTR1 is defined as MSR_C13_PMON_CTR1 in SDM.
2780 #define MSR_IVY_BRIDGE_C13_PMON_CTR1 0x00000EB7
2784 Package. Uncore C-box 13 perfmon counter 2.
2786 @param ECX MSR_IVY_BRIDGE_C13_PMON_CTR2 (0x00000EB8)
2787 @param EAX Lower 32-bits of MSR value.
2788 @param EDX Upper 32-bits of MSR value.
2790 <b>Example usage</b>
2794 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_CTR2);
2795 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_CTR2, Msr);
2797 @note MSR_IVY_BRIDGE_C13_PMON_CTR2 is defined as MSR_C13_PMON_CTR2 in SDM.
2799 #define MSR_IVY_BRIDGE_C13_PMON_CTR2 0x00000EB8
2803 Package. Uncore C-box 13 perfmon counter 3.
2805 @param ECX MSR_IVY_BRIDGE_C13_PMON_CTR3 (0x00000EB9)
2806 @param EAX Lower 32-bits of MSR value.
2807 @param EDX Upper 32-bits of MSR value.
2809 <b>Example usage</b>
2813 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_CTR3);
2814 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_CTR3, Msr);
2816 @note MSR_IVY_BRIDGE_C13_PMON_CTR3 is defined as MSR_C13_PMON_CTR3 in SDM.
2818 #define MSR_IVY_BRIDGE_C13_PMON_CTR3 0x00000EB9
2822 Package. Uncore C-box 13 perfmon box wide filter1.
2824 @param ECX MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1 (0x00000EBA)
2825 @param EAX Lower 32-bits of MSR value.
2826 @param EDX Upper 32-bits of MSR value.
2828 <b>Example usage</b>
2832 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1);
2833 AsmWriteMsr64 (MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1, Msr);
2835 @note MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1 is defined as MSR_C13_PMON_BOX_FILTER1 in SDM.
2837 #define MSR_IVY_BRIDGE_C13_PMON_BOX_FILTER1 0x00000EBA
2841 Package. Uncore C-box 14 perfmon local box wide control.
2843 @param ECX MSR_IVY_BRIDGE_C14_PMON_BOX_CTL (0x00000EC4)
2844 @param EAX Lower 32-bits of MSR value.
2845 @param EDX Upper 32-bits of MSR value.
2847 <b>Example usage</b>
2851 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_BOX_CTL);
2852 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_BOX_CTL, Msr);
2854 @note MSR_IVY_BRIDGE_C14_PMON_BOX_CTL is defined as MSR_C14_PMON_BOX_CTL in SDM.
2856 #define MSR_IVY_BRIDGE_C14_PMON_BOX_CTL 0x00000EC4
2860 Package. Uncore C-box 14 perfmon event select for C-box 14 counter 0.
2862 @param ECX MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0 (0x00000ED0)
2863 @param EAX Lower 32-bits of MSR value.
2864 @param EDX Upper 32-bits of MSR value.
2866 <b>Example usage</b>
2870 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0);
2871 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0, Msr);
2873 @note MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0 is defined as MSR_C14_PMON_EVNTSEL0 in SDM.
2875 #define MSR_IVY_BRIDGE_C14_PMON_EVNTSEL0 0x00000ED0
2879 Package. Uncore C-box 14 perfmon event select for C-box 14 counter 1.
2881 @param ECX MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1 (0x00000ED1)
2882 @param EAX Lower 32-bits of MSR value.
2883 @param EDX Upper 32-bits of MSR value.
2885 <b>Example usage</b>
2889 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1);
2890 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1, Msr);
2892 @note MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1 is defined as MSR_C14_PMON_EVNTSEL1 in SDM.
2894 #define MSR_IVY_BRIDGE_C14_PMON_EVNTSEL1 0x00000ED1
2898 Package. Uncore C-box 14 perfmon event select for C-box 14 counter 2.
2900 @param ECX MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2 (0x00000ED2)
2901 @param EAX Lower 32-bits of MSR value.
2902 @param EDX Upper 32-bits of MSR value.
2904 <b>Example usage</b>
2908 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2);
2909 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2, Msr);
2911 @note MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2 is defined as MSR_C14_PMON_EVNTSEL2 in SDM.
2913 #define MSR_IVY_BRIDGE_C14_PMON_EVNTSEL2 0x00000ED2
2917 Package. Uncore C-box 14 perfmon event select for C-box 14 counter 3.
2919 @param ECX MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3 (0x00000ED3)
2920 @param EAX Lower 32-bits of MSR value.
2921 @param EDX Upper 32-bits of MSR value.
2923 <b>Example usage</b>
2927 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3);
2928 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3, Msr);
2930 @note MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3 is defined as MSR_C14_PMON_EVNTSEL3 in SDM.
2932 #define MSR_IVY_BRIDGE_C14_PMON_EVNTSEL3 0x00000ED3
2936 Package. Uncore C-box 14 perfmon box wide filter.
2938 @param ECX MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER (0x00000ED4)
2939 @param EAX Lower 32-bits of MSR value.
2940 @param EDX Upper 32-bits of MSR value.
2942 <b>Example usage</b>
2946 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER);
2947 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER, Msr);
2949 @note MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER is defined as MSR_C14_PMON_BOX_FILTER in SDM.
2951 #define MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER 0x00000ED4
2955 Package. Uncore C-box 14 perfmon counter 0.
2957 @param ECX MSR_IVY_BRIDGE_C14_PMON_CTR0 (0x00000ED6)
2958 @param EAX Lower 32-bits of MSR value.
2959 @param EDX Upper 32-bits of MSR value.
2961 <b>Example usage</b>
2965 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_CTR0);
2966 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_CTR0, Msr);
2968 @note MSR_IVY_BRIDGE_C14_PMON_CTR0 is defined as MSR_C14_PMON_CTR0 in SDM.
2970 #define MSR_IVY_BRIDGE_C14_PMON_CTR0 0x00000ED6
2974 Package. Uncore C-box 14 perfmon counter 1.
2976 @param ECX MSR_IVY_BRIDGE_C14_PMON_CTR1 (0x00000ED7)
2977 @param EAX Lower 32-bits of MSR value.
2978 @param EDX Upper 32-bits of MSR value.
2980 <b>Example usage</b>
2984 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_CTR1);
2985 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_CTR1, Msr);
2987 @note MSR_IVY_BRIDGE_C14_PMON_CTR1 is defined as MSR_C14_PMON_CTR1 in SDM.
2989 #define MSR_IVY_BRIDGE_C14_PMON_CTR1 0x00000ED7
2993 Package. Uncore C-box 14 perfmon counter 2.
2995 @param ECX MSR_IVY_BRIDGE_C14_PMON_CTR2 (0x00000ED8)
2996 @param EAX Lower 32-bits of MSR value.
2997 @param EDX Upper 32-bits of MSR value.
2999 <b>Example usage</b>
3003 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_CTR2);
3004 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_CTR2, Msr);
3006 @note MSR_IVY_BRIDGE_C14_PMON_CTR2 is defined as MSR_C14_PMON_CTR2 in SDM.
3008 #define MSR_IVY_BRIDGE_C14_PMON_CTR2 0x00000ED8
3012 Package. Uncore C-box 14 perfmon counter 3.
3014 @param ECX MSR_IVY_BRIDGE_C14_PMON_CTR3 (0x00000ED9)
3015 @param EAX Lower 32-bits of MSR value.
3016 @param EDX Upper 32-bits of MSR value.
3018 <b>Example usage</b>
3022 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_CTR3);
3023 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_CTR3, Msr);
3025 @note MSR_IVY_BRIDGE_C14_PMON_CTR3 is defined as MSR_C14_PMON_CTR3 in SDM.
3027 #define MSR_IVY_BRIDGE_C14_PMON_CTR3 0x00000ED9
3031 Package. Uncore C-box 14 perfmon box wide filter1.
3033 @param ECX MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1 (0x00000EDA)
3034 @param EAX Lower 32-bits of MSR value.
3035 @param EDX Upper 32-bits of MSR value.
3037 <b>Example usage</b>
3041 Msr = AsmReadMsr64 (MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1);
3042 AsmWriteMsr64 (MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1, Msr);
3044 @note MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1 is defined as MSR_C14_PMON_BOX_FILTER1 in SDM.
3046 #define MSR_IVY_BRIDGE_C14_PMON_BOX_FILTER1 0x00000EDA