]> git.proxmox.com Git - ceph.git/blob - ceph/src/crypto/isa-l/isa-l_crypto/mh_sha1_murmur3_x64_128/mh_sha1_murmur3_x64_128_avx512.c
add subtree-ish sources for 12.0.3
[ceph.git] / ceph / src / crypto / isa-l / isa-l_crypto / mh_sha1_murmur3_x64_128 / mh_sha1_murmur3_x64_128_avx512.c
1 /**********************************************************************
2 Copyright(c) 2011-2016 Intel Corporation All rights reserved.
3
4 Redistribution and use in source and binary forms, with or without
5 modification, are permitted provided that the following conditions
6 are met:
7 * Redistributions of source code must retain the above copyright
8 notice, this list of conditions and the following disclaimer.
9 * Redistributions in binary form must reproduce the above copyright
10 notice, this list of conditions and the following disclaimer in
11 the documentation and/or other materials provided with the
12 distribution.
13 * Neither the name of Intel Corporation nor the names of its
14 contributors may be used to endorse or promote products derived
15 from this software without specific prior written permission.
16
17 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 **********************************************************************/
29
30 #include <string.h>
31 #include "mh_sha1_murmur3_x64_128_internal.h"
32
33 #ifdef HAVE_AS_KNOWS_AVX512
34
35 /***************mh_sha1_murmur3_x64_128_update***********/
36 // mh_sha1_murmur3_x64_128_update_avx512.c
37 #define UPDATE_FUNCTION mh_sha1_murmur3_x64_128_update_avx512
38 #define BLOCK_FUNCTION mh_sha1_murmur3_x64_128_block_avx512
39 #include "mh_sha1_murmur3_x64_128_update_base.c"
40 #undef UPDATE_FUNCTION
41 #undef BLOCK_FUNCTION
42
43 /***************mh_sha1_murmur3_x64_128_finalize***********/
44 // mh_sha1_murmur3_x64_128_finalize_avx512.c
45 #define FINALIZE_FUNCTION mh_sha1_murmur3_x64_128_finalize_avx512
46 #define MH_SHA1_TAIL_FUNCTION mh_sha1_tail_avx512
47 #include "mh_sha1_murmur3_x64_128_finalize_base.c"
48 #undef FINALIZE_FUNCTION
49 #undef MH_SHA1_TAIL_FUNCTION
50
51 /***************version info***********/
52
53 struct slver {
54 uint16_t snum;
55 uint8_t ver;
56 uint8_t core;
57 };
58
59 // mh_sha1_murmur3_x64_128_update version info
60 struct slver mh_sha1_murmur3_x64_128_update_avx512_slver_0600025c;
61 struct slver mh_sha1_murmur3_x64_128_update_avx512_slver = { 0x025c, 0x00, 0x06 };
62
63 // mh_sha1_murmur3_x64_128_finalize version info
64 struct slver mh_sha1_murmur3_x64_128_finalize_avx512_slver_0600025d;
65 struct slver mh_sha1_murmur3_x64_128_finalize_avx512_slver = { 0x025d, 0x00, 0x06 };
66
67 #endif // HAVE_AS_KNOWS_AVX512