1 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
2 ; Copyright(c) 2011-2016 Intel Corporation All rights reserved.
4 ; Redistribution and use in source and binary forms, with or without
5 ; modification, are permitted provided that the following conditions
7 ; * Redistributions of source code must retain the above copyright
8 ; notice, this list of conditions and the following disclaimer.
9 ; * Redistributions in binary form must reproduce the above copyright
10 ; notice, this list of conditions and the following disclaimer in
11 ; the documentation and/or other materials provided with the
13 ; * Neither the name of Intel Corporation nor the names of its
14 ; contributors may be used to endorse or promote products derived
15 ; from this software without specific prior written permission.
17 ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 ; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 ; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 ; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 ; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 ; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 ; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 ; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 ; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 ; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 ; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
30 %include "sha512_job.asm"
31 %include "sha512_mb_mgr_datastruct.asm"
33 %include "reg_sizes.asm"
35 extern sha512_mb_x2_avx
37 %ifidn __OUTPUT_FORMAT__, elf64
38 ; Linux register definitions
39 %define arg1 rdi ; rcx
40 %define arg2 rsi ; rdx
42 ; idx needs to be other than arg1, arg2, rbx, r12
44 %define last_len rdx ; rsi
46 %define size_offset rcx ; rdi
47 %define tmp2 rcx ; rdi
50 ; WINDOWS register definitions
54 ; idx needs to be other than arg1, arg2, rbx, r12
58 %define size_offset rdi
70 %define start_offset r11
72 %define unused_lanes rbx
81 %define extra_blocks r8
96 ; STACK_SPACE needs to be an odd multiple of 8
97 %define _XMM_SAVE stack_frame.gpr
98 %define _GPR_SAVE stack_frame.rsp
99 %define STACK_SPACE stack_frame_size
101 ; SHA512_JOB* sha512_mb_mgr_submit_avx(SHA512_MB_JOB_MGR *state, SHA512_JOB *job)
102 ; arg 1 : rcx : state
104 global sha512_mb_mgr_submit_avx:function
105 sha512_mb_mgr_submit_avx:
112 mov [rsp + stack_frame.rsp], rax
114 mov [rsp + _XMM_SAVE + 8*0], rbx
115 mov [rsp + _XMM_SAVE + 8*1], rbp
116 mov [rsp + _XMM_SAVE + 8*2], r12
117 %ifidn __OUTPUT_FORMAT__, win64
118 mov [rsp + _XMM_SAVE + 8*3], rsi
119 mov [rsp + _XMM_SAVE + 8*4], rdi
120 vmovdqa [rsp + 16*0], xmm6
121 vmovdqa [rsp + 16*1], xmm7
122 vmovdqa [rsp + 16*2], xmm8
123 vmovdqa [rsp + 16*3], xmm9
124 vmovdqa [rsp + 16*4], xmm10
125 vmovdqa [rsp + 16*5], xmm11
126 vmovdqa [rsp + 16*6], xmm12
127 vmovdqa [rsp + 16*7], xmm13
128 vmovdqa [rsp + 16*8], xmm14
129 vmovdqa [rsp + 16*9], xmm15
132 mov unused_lanes, [state + _unused_lanes]
133 movzx lane, BYTE(unused_lanes)
135 imul lane_data, lane, _LANE_DATA_size
136 mov dword [job + _status], STS_BEING_PROCESSED
137 lea lane_data, [state + _ldata + lane_data]
138 mov [state + _unused_lanes], unused_lanes
139 mov DWORD(len), [job + _len]
141 mov [lane_data + _job_in_lane], job
142 mov [state + _lens + 4 + 8*lane], DWORD(len)
145 ; Load digest words from result_digest
146 vmovdqa xmm0, [job + _result_digest + 0*16]
147 vmovdqa xmm1, [job + _result_digest + 1*16]
148 vmovdqa xmm2, [job + _result_digest + 2*16]
149 vmovdqa xmm3, [job + _result_digest + 3*16]
150 vmovq [state + _args_digest + 8*lane + 0*32], xmm0
151 vpextrq [state + _args_digest + 8*lane + 1*32], xmm0, 1
152 vmovq [state + _args_digest + 8*lane + 2*32], xmm1
153 vpextrq [state + _args_digest + 8*lane + 3*32], xmm1, 1
154 vmovq [state + _args_digest + 8*lane + 4*32], xmm2
155 vpextrq [state + _args_digest + 8*lane + 5*32], xmm2, 1
156 vmovq [state + _args_digest + 8*lane + 6*32], xmm3
157 vpextrq [state + _args_digest + 8*lane + 7*32], xmm3, 1
159 mov p, [job + _buffer]
160 mov [state + _args_data_ptr + 8*lane], p
162 cmp unused_lanes, 0xff
168 mov lens0, [state + _lens + 0*8]
170 mov lens1, [state + _lens + 1*8]
182 mov [state + _lens + 0*8], lens0
183 mov [state + _lens + 1*8], lens1
185 ; "state" and "args" are the same address, arg1
187 call sha512_mb_x2_avx
188 ; state and idx are intact
192 ; process completed job "idx"
193 imul lane_data, idx, _LANE_DATA_size
194 lea lane_data, [state + _ldata + lane_data]
196 mov job_rax, [lane_data + _job_in_lane]
198 mov unused_lanes, [state + _unused_lanes]
199 mov qword [lane_data + _job_in_lane], 0
200 mov dword [job_rax + _status], STS_COMPLETED
203 mov [state + _unused_lanes], unused_lanes
205 vmovq xmm0, [state + _args_digest + 8*idx + 0*32]
206 vpinsrq xmm0, [state + _args_digest + 8*idx + 1*32], 1
207 vmovq xmm1, [state + _args_digest + 8*idx + 2*32]
208 vpinsrq xmm1, [state + _args_digest + 8*idx + 3*32], 1
209 vmovq xmm2, [state + _args_digest + 8*idx + 4*32]
210 vpinsrq xmm2, [state + _args_digest + 8*idx + 5*32], 1
211 vmovq xmm3, [state + _args_digest + 8*idx + 6*32]
212 vpinsrq xmm3, [state + _args_digest + 8*idx + 7*32], 1
215 vmovdqa [job_rax + _result_digest + 0*16], xmm0
216 vmovdqa [job_rax + _result_digest + 1*16], xmm1
217 vmovdqa [job_rax + _result_digest + 2*16], xmm2
218 vmovdqa [job_rax + _result_digest + 3*16], xmm3
222 %ifidn __OUTPUT_FORMAT__, win64
223 vmovdqa xmm6, [rsp + 16*0]
224 vmovdqa xmm7, [rsp + 16*1]
225 vmovdqa xmm8, [rsp + 16*2]
226 vmovdqa xmm9, [rsp + 16*3]
227 vmovdqa xmm10, [rsp + 16*4]
228 vmovdqa xmm11, [rsp + 16*5]
229 vmovdqa xmm12, [rsp + 16*6]
230 vmovdqa xmm13, [rsp + 16*7]
231 vmovdqa xmm14, [rsp + 16*8]
232 vmovdqa xmm15, [rsp + 16*9]
233 mov rsi, [rsp + _XMM_SAVE + 8*3]
234 mov rdi, [rsp + _XMM_SAVE + 8*4]
236 mov rbx, [rsp + _XMM_SAVE + 8*0]
237 mov rbp, [rsp + _XMM_SAVE + 8*1]
238 mov r12, [rsp + _XMM_SAVE + 8*2]
239 mov rsp, [rsp + stack_frame.rsp]
247 section .data align=16