]> git.proxmox.com Git - ceph.git/blob - ceph/src/dpdk/examples/ip_pipeline/config/l3fwd.cfg
add subtree-ish sources for 12.0.3
[ceph.git] / ceph / src / dpdk / examples / ip_pipeline / config / l3fwd.cfg
1 ; BSD LICENSE
2 ;
3 ; Copyright(c) 2015-2016 Intel Corporation. All rights reserved.
4 ; All rights reserved.
5 ;
6 ; Redistribution and use in source and binary forms, with or without
7 ; modification, are permitted provided that the following conditions
8 ; are met:
9 ;
10 ; * Redistributions of source code must retain the above copyright
11 ; notice, this list of conditions and the following disclaimer.
12 ; * Redistributions in binary form must reproduce the above copyright
13 ; notice, this list of conditions and the following disclaimer in
14 ; the documentation and/or other materials provided with the
15 ; distribution.
16 ; * Neither the name of Intel Corporation nor the names of its
17 ; contributors may be used to endorse or promote products derived
18 ; from this software without specific prior written permission.
19 ;
20 ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
21 ; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
22 ; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
23 ; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
24 ; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
25 ; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
26 ; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
27 ; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
28 ; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
29 ; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
30 ; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31
32 ; _______________
33 ; RXQ0.0 --->| |---> TXQ0.0
34 ; | |
35 ; RXQ1.0 --->| |---> TXQ1.0
36 ; | Routing |
37 ; RXQ2.0 --->| |---> TXQ2.0
38 ; | |
39 ; RXQ3.0 --->| |---> TXQ3.0
40 ; |_______________|
41 ; |
42 ; +-----------> SINK0 (route miss)
43 ;
44 ; Input packet: Ethernet/IPv4
45 ;
46 ; Packet buffer layout:
47 ; # Field Name Offset (Bytes) Size (Bytes)
48 ; 0 Mbuf 0 128
49 ; 1 Headroom 128 128
50 ; 2 Ethernet header 256 14
51 ; 3 IPv4 header 270 20
52
53 [EAL]
54 log_level = 0
55
56 [PIPELINE0]
57 type = MASTER
58 core = 0
59
60 [PIPELINE1]
61 type = ROUTING
62 core = 1
63 pktq_in = RXQ0.0 RXQ1.0 RXQ2.0 RXQ3.0
64 pktq_out = TXQ0.0 TXQ1.0 TXQ2.0 TXQ3.0 SINK0
65 encap = ethernet
66 ;encap = ethernet_qinq
67 ;encap = ethernet_mpls
68 ip_hdr_offset = 270