1 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
2 ; Copyright(c) 2011-2015 Intel Corporation All rights reserved.
4 ; Redistribution and use in source and binary forms, with or without
5 ; modification, are permitted provided that the following conditions
7 ; * Redistributions of source code must retain the above copyright
8 ; notice, this list of conditions and the following disclaimer.
9 ; * Redistributions in binary form must reproduce the above copyright
10 ; notice, this list of conditions and the following disclaimer in
11 ; the documentation and/or other materials provided with the
13 ; * Neither the name of Intel Corporation nor the names of its
14 ; contributors may be used to endorse or promote products derived
15 ; from this software without specific prior written permission.
17 ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18 ; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19 ; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20 ; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21 ; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22 ; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23 ; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 ; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 ; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 ; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27 ; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
31 ;;; gf_2vect_mad_avx2(len, vec, vec_i, mul_array, src, dest);
34 %include "reg_sizes.asm"
38 %ifidn __OUTPUT_FORMAT__, win64
53 %define stack_size 16*9 + 3*8 ; must be an odd multiple of 8
54 %define arg(x) [rsp + stack_size + PS + PS*x]
56 %define func(x) proc_frame x
59 vmovdqa [rsp+16*0],xmm6
60 vmovdqa [rsp+16*1],xmm7
61 vmovdqa [rsp+16*2],xmm8
62 vmovdqa [rsp+16*3],xmm9
63 vmovdqa [rsp+16*4],xmm10
64 vmovdqa [rsp+16*5],xmm11
65 vmovdqa [rsp+16*6],xmm12
66 vmovdqa [rsp+16*7],xmm13
67 vmovdqa [rsp+16*8],xmm14
68 save_reg r12, 9*16 + 0*8
69 save_reg r15, 9*16 + 1*8
76 vmovdqa xmm6, [rsp+16*0]
77 vmovdqa xmm7, [rsp+16*1]
78 vmovdqa xmm8, [rsp+16*2]
79 vmovdqa xmm9, [rsp+16*3]
80 vmovdqa xmm10, [rsp+16*4]
81 vmovdqa xmm11, [rsp+16*5]
82 vmovdqa xmm12, [rsp+16*6]
83 vmovdqa xmm13, [rsp+16*7]
84 vmovdqa xmm14, [rsp+16*8]
85 mov r12, [rsp + 9*16 + 0*8]
86 mov r15, [rsp + 9*16 + 1*8]
91 %ifidn __OUTPUT_FORMAT__, elf64
112 ;;; gf_2vect_mad_avx2(len, vec, vec_i, mul_array, src, dest)
117 %define mul_array arg3
121 %define pos.w return.w
125 %ifndef EC_ALIGNED_ADDR
126 ;;; Use Un-aligned load/store
131 ;;; Use Non-temporal load/stor
136 %define XLDR vmovntdqa
137 %define XSTR vmovntdq
147 %define xmask0f ymm14
148 %define xmask0fx xmm14
149 %define xgft1_lo ymm13
150 %define xgft1_hi ymm12
151 %define xgft2_lo ymm11
152 %define xgft2_hi ymm10
166 global gf_2vect_mad_avx2:function
168 func(gf_2vect_mad_avx2)
174 vpinsrb xmask0fx, xmask0fx, tmp.w, 0
175 vpbroadcastb xmask0f, xmask0fx ;Construct mask 0x0f0f0f...
177 sal vec_i, 5 ;Multiply by 32
179 lea tmp, [mul_array + vec_i]
180 vmovdqu xgft1_lo, [tmp] ;Load array Ax{00}, Ax{01}, ..., Ax{0f}
181 ; " Ax{00}, Ax{10}, ..., Ax{f0}
182 vmovdqu xgft2_lo, [tmp+vec] ;Load array Bx{00}, Bx{01}, ..., Bx{0f}
183 ; " Bx{00}, Bx{10}, ..., Bx{f0}
185 vperm2i128 xgft1_hi, xgft1_lo, xgft1_lo, 0x11 ; swapped to hi | hi
186 vperm2i128 xgft1_lo, xgft1_lo, xgft1_lo, 0x00 ; swapped to lo | lo
187 vperm2i128 xgft2_hi, xgft2_lo, xgft2_lo, 0x11 ; swapped to hi | hi
188 vperm2i128 xgft2_lo, xgft2_lo, xgft2_lo, 0x00 ; swapped to lo | lo
189 mov dest2, [dest1+PS] ; reuse mul_array
192 XLDR xtmpd1, [dest1+len] ;backup the last 16 bytes in dest
193 XLDR xtmpd2, [dest2+len] ;backup the last 16 bytes in dest
196 XLDR xd1, [dest1+pos] ;Get next dest vector
197 XLDR xd2, [dest2+pos] ;Get next dest vector
199 XLDR x0, [src+pos] ;Get next source vector
201 vpand xtmpa, x0, xmask0f ;Mask low src nibble in bits 4-0
202 vpsraw x0, x0, 4 ;Shift to put high nibble into bits 4-0
203 vpand x0, x0, xmask0f ;Mask high src nibble in bits 4-0
205 vpshufb xtmph1, xgft1_hi, x0 ;Lookup mul table of high nibble
206 vpshufb xtmpl1, xgft1_lo, xtmpa ;Lookup mul table of low nibble
207 vpxor xtmph1, xtmph1, xtmpl1 ;GF add high and low partials
208 vpxor xd1, xd1, xtmph1 ;xd1 += partial
210 vpshufb xtmph2, xgft2_hi, x0 ;Lookup mul table of high nibble
211 vpshufb xtmpl2, xgft2_lo, xtmpa ;Lookup mul table of low nibble
212 vpxor xtmph2, xtmph2, xtmpl2 ;GF add high and low partials
213 vpxor xd2, xd2, xtmph2 ;xd2 += partial
215 XSTR [dest1+pos], xd1
216 XSTR [dest2+pos], xd2
218 add pos, 32 ;Loop on 32 bytes at a time
227 mov pos, len ;Overlapped offset length-32
228 vmovdqa xd1, xtmpd1 ;Restore xd1
229 vmovdqa xd2, xtmpd2 ;Restore xd2
230 jmp .loop32_overlap ;Do one more overlap pass
246 ;;; func core, ver, snum
247 slversion gf_2vect_mad_avx2, 04, 01, 0205