]>
git.proxmox.com Git - ceph.git/blob - ceph/src/seastar/dpdk/app/test/test_timer_racecond.c
4 * Copyright(c) 2015 Akamai Technologies.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
11 * * Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * * Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in
15 * the documentation and/or other materials provided with the
17 * * Neither the name of Intel Corporation nor the names of its
18 * contributors may be used to endorse or promote products derived
19 * from this software without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
22 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
23 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
24 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
25 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
26 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
27 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
28 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
29 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
30 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
31 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 #include <rte_cycles.h>
40 #include <rte_timer.h>
41 #include <rte_common.h>
42 #include <rte_lcore.h>
43 #include <rte_random.h>
44 #include <rte_malloc.h>
45 #include <rte_pause.h>
47 #ifdef RTE_EXEC_ENV_LINUX
48 #define usec_delay(us) usleep(us)
50 #define usec_delay(us) rte_delay_us(us)
53 #define BILLION (1UL << 30)
55 #define TEST_DURATION_S 4 /* in seconds */
58 static struct rte_timer timer
[N_TIMERS
];
59 static unsigned timer_lcore_id
[N_TIMERS
];
61 static unsigned master
;
62 static volatile unsigned stop_slaves
;
64 static int reload_timer(struct rte_timer
*tim
);
66 int timer_logtype_test
;
68 RTE_INIT(test_timer_init_log
)
70 timer_logtype_test
= rte_log_register("test.timer");
74 timer_cb(struct rte_timer
*tim
, void *arg __rte_unused
)
76 /* Simulate slow callback function, 100 us. */
79 rte_log(RTE_LOG_DEBUG
, timer_logtype_test
,
80 "------------------------------------------------\n");
81 rte_log(RTE_LOG_DEBUG
, timer_logtype_test
, "%s: core %u timer %"
82 PRIuPTR
"\n", __func__
, rte_lcore_id(), tim
- timer
);
83 (void)reload_timer(tim
);
86 RTE_DEFINE_PER_LCORE(unsigned, n_reset_collisions
);
89 reload_timer(struct rte_timer
*tim
)
91 /* Make timer expire roughly when the TSC hits the next BILLION
92 * multiple. Add in timer's index to make them expire in nearly
93 * sorted order. This makes all timers somewhat synchronized,
94 * firing ~2-3 times per second, assuming 2-3 GHz TSCs.
96 uint64_t ticks
= BILLION
- (rte_get_timer_cycles() % BILLION
) +
100 ret
= rte_timer_reset(tim
, ticks
, PERIODICAL
, master
, timer_cb
, NULL
);
102 rte_log(RTE_LOG_DEBUG
, timer_logtype_test
,
103 "- core %u failed to reset timer %" PRIuPTR
" (OK)\n",
104 rte_lcore_id(), tim
- timer
);
105 RTE_PER_LCORE(n_reset_collisions
) += 1;
111 slave_main_loop(__attribute__((unused
)) void *arg
)
113 unsigned lcore_id
= rte_lcore_id();
116 RTE_PER_LCORE(n_reset_collisions
) = 0;
118 printf("Starting main loop on core %u\n", lcore_id
);
120 while (!stop_slaves
) {
121 /* Wait until the timer manager is running.
122 * We know it's running when we see timer[0] NOT pending.
124 if (rte_timer_pending(&timer
[0])) {
129 /* Now, go cause some havoc!
132 for (i
= 0; i
< N_TIMERS
; i
++) {
133 if (timer_lcore_id
[i
] == lcore_id
)
134 (void)reload_timer(&timer
[i
]);
136 usec_delay(100*1000); /* sleep 100 ms */
139 if (RTE_PER_LCORE(n_reset_collisions
) != 0) {
140 printf("- core %u, %u reset collisions (OK)\n",
141 lcore_id
, RTE_PER_LCORE(n_reset_collisions
));
147 test_timer_racecond(void)
157 master
= lcore_id
= rte_lcore_id();
158 hz
= rte_get_timer_hz();
160 /* init and start timers */
161 for (i
= 0; i
< N_TIMERS
; i
++) {
162 rte_timer_init(&timer
[i
]);
163 ret
= reload_timer(&timer
[i
]);
164 TEST_ASSERT(ret
== 0, "reload_timer failed");
166 /* Distribute timers to slaves.
167 * Note that we assign timer[0] to the master.
169 timer_lcore_id
[i
] = lcore_id
;
170 lcore_id
= rte_get_next_lcore(lcore_id
, 1, 1);
173 /* calculate the "end of test" time */
174 cur_time
= rte_get_timer_cycles();
175 end_time
= cur_time
+ (hz
* TEST_DURATION_S
);
177 /* start slave cores */
179 printf("Start timer manage race condition test (%u seconds)\n",
181 rte_eal_mp_remote_launch(slave_main_loop
, NULL
, SKIP_MASTER
);
188 usec_delay(100*1000);
190 cur_time
= rte_get_timer_cycles();
191 diff
= end_time
- cur_time
;
194 /* stop slave cores */
195 printf("Stopping timer manage race condition test\n");
197 rte_eal_mp_wait_lcore();
200 for (i
= 0; i
< N_TIMERS
; i
++) {
201 ret
= rte_timer_stop(&timer
[i
]);
202 TEST_ASSERT(ret
== 0, "rte_timer_stop failed");
208 REGISTER_TEST_COMMAND(timer_racecond_autotest
, test_timer_racecond
);