]> git.proxmox.com Git - ceph.git/blob - ceph/src/spdk/dpdk/drivers/crypto/ccp/ccp_pmd_private.h
update source to Ceph Pacific 16.2.2
[ceph.git] / ceph / src / spdk / dpdk / drivers / crypto / ccp / ccp_pmd_private.h
1 /* SPDX-License-Identifier: BSD-3-Clause
2 * Copyright(c) 2018 Advanced Micro Devices, Inc. All rights reserved.
3 */
4
5 #ifndef _CCP_PMD_PRIVATE_H_
6 #define _CCP_PMD_PRIVATE_H_
7
8 #include <rte_cryptodev.h>
9 #include "ccp_crypto.h"
10
11 #define CRYPTODEV_NAME_CCP_PMD crypto_ccp
12
13 #define CCP_LOG_ERR(fmt, args...) \
14 RTE_LOG(ERR, CRYPTODEV, "[%s] %s() line %u: " fmt "\n", \
15 RTE_STR(CRYPTODEV_NAME_CCP_PMD), \
16 __func__, __LINE__, ## args)
17
18 #ifdef RTE_LIBRTE_CCP_DEBUG
19 #define CCP_LOG_INFO(fmt, args...) \
20 RTE_LOG(INFO, CRYPTODEV, "[%s] %s() line %u: " fmt "\n", \
21 RTE_STR(CRYPTODEV_NAME_CCP_PMD), \
22 __func__, __LINE__, ## args)
23
24 #define CCP_LOG_DBG(fmt, args...) \
25 RTE_LOG(DEBUG, CRYPTODEV, "[%s] %s() line %u: " fmt "\n", \
26 RTE_STR(CRYPTODEV_NAME_CCP_PMD), \
27 __func__, __LINE__, ## args)
28 #else
29 #define CCP_LOG_INFO(fmt, args...)
30 #define CCP_LOG_DBG(fmt, args...)
31 #endif
32
33 /**< Maximum queue pairs supported by CCP PMD */
34 #define CCP_PMD_MAX_QUEUE_PAIRS 8
35 #define CCP_NB_MAX_DESCRIPTORS 1024
36 #define CCP_MAX_BURST 256
37
38 #include "ccp_dev.h"
39
40 /* private data structure for each CCP crypto device */
41 struct ccp_private {
42 unsigned int max_nb_qpairs; /**< Max number of queue pairs */
43 uint8_t crypto_num_dev; /**< Number of working crypto devices */
44 bool auth_opt; /**< Authentication offload option */
45 struct ccp_device *last_dev; /**< Last working crypto device */
46 };
47
48 /* CCP batch info */
49 struct ccp_batch_info {
50 struct rte_crypto_op *op[CCP_MAX_BURST];
51 /**< optable populated at enque time from app*/
52 int op_idx;
53 uint16_t b_idx;
54 struct ccp_queue *cmd_q;
55 uint16_t opcnt;
56 uint16_t total_nb_ops;
57 /**< no. of crypto ops in batch*/
58 int desccnt;
59 /**< no. of ccp queue descriptors*/
60 uint32_t head_offset;
61 /**< ccp queue head tail offsets time of enqueue*/
62 uint32_t tail_offset;
63 uint8_t lsb_buf[CCP_SB_BYTES * CCP_MAX_BURST];
64 phys_addr_t lsb_buf_phys;
65 /**< LSB intermediate buf for passthru */
66 int lsb_buf_idx;
67 uint16_t auth_ctr;
68 /**< auth only ops batch for CPU based auth */
69 } __rte_cache_aligned;
70
71 /**< CCP crypto queue pair */
72 struct ccp_qp {
73 uint16_t id;
74 /**< Queue Pair Identifier */
75 char name[RTE_CRYPTODEV_NAME_MAX_LEN];
76 /**< Unique Queue Pair Name */
77 struct rte_ring *processed_pkts;
78 /**< Ring for placing process packets */
79 struct rte_mempool *sess_mp;
80 /**< Session Mempool */
81 struct rte_mempool *sess_mp_priv;
82 /**< Session Private Data Mempool */
83 struct rte_mempool *batch_mp;
84 /**< Session Mempool for batch info */
85 struct rte_cryptodev_stats qp_stats;
86 /**< Queue pair statistics */
87 struct ccp_batch_info *b_info;
88 /**< Store ops pulled out of queue */
89 struct rte_cryptodev *dev;
90 /**< rte crypto device to which this qp belongs */
91 uint8_t temp_digest[DIGEST_LENGTH_MAX];
92 /**< Buffer used to store the digest generated
93 * by the driver when verifying a digest provided
94 * by the user (using authentication verify operation)
95 */
96 } __rte_cache_aligned;
97
98
99 /**< device specific operations function pointer structure */
100 extern struct rte_cryptodev_ops *ccp_pmd_ops;
101
102 uint16_t
103 ccp_cpu_pmd_enqueue_burst(void *queue_pair,
104 struct rte_crypto_op **ops,
105 uint16_t nb_ops);
106 uint16_t
107 ccp_cpu_pmd_dequeue_burst(void *queue_pair,
108 struct rte_crypto_op **ops,
109 uint16_t nb_ops);
110
111 #endif /* _CCP_PMD_PRIVATE_H_ */