1 /* SPDX-License-Identifier: BSD-3-Clause
2 * Copyright(c) 2001-2020 Intel Corporation
5 #include "i40e_adminq.h"
6 #include "i40e_prototype.h"
10 * i40e_get_dcbx_status
11 * @hw: pointer to the hw struct
12 * @status: Embedded DCBX Engine Status
14 * Get the DCBX status from the Firmware
16 enum i40e_status_code
i40e_get_dcbx_status(struct i40e_hw
*hw
, u16
*status
)
21 return I40E_ERR_PARAM
;
23 reg
= rd32(hw
, I40E_PRTDCB_GENS
);
24 *status
= (u16
)((reg
& I40E_PRTDCB_GENS_DCBX_STATUS_MASK
) >>
25 I40E_PRTDCB_GENS_DCBX_STATUS_SHIFT
);
31 * i40e_parse_ieee_etscfg_tlv
32 * @tlv: IEEE 802.1Qaz ETS CFG TLV
33 * @dcbcfg: Local store to update ETS CFG data
35 * Parses IEEE 802.1Qaz ETS CFG TLV
37 static void i40e_parse_ieee_etscfg_tlv(struct i40e_lldp_org_tlv
*tlv
,
38 struct i40e_dcbx_config
*dcbcfg
)
40 struct i40e_dcb_ets_config
*etscfg
;
41 u8
*buf
= tlv
->tlvinfo
;
46 /* First Octet post subtype
47 * --------------------------
48 * |will-|CBS | Re- | Max |
49 * |ing | |served| TCs |
50 * --------------------------
51 * |1bit | 1bit|3 bits|3bits|
53 etscfg
= &dcbcfg
->etscfg
;
54 etscfg
->willing
= (u8
)((buf
[offset
] & I40E_IEEE_ETS_WILLING_MASK
) >>
55 I40E_IEEE_ETS_WILLING_SHIFT
);
56 etscfg
->cbs
= (u8
)((buf
[offset
] & I40E_IEEE_ETS_CBS_MASK
) >>
57 I40E_IEEE_ETS_CBS_SHIFT
);
58 etscfg
->maxtcs
= (u8
)((buf
[offset
] & I40E_IEEE_ETS_MAXTC_MASK
) >>
59 I40E_IEEE_ETS_MAXTC_SHIFT
);
61 /* Move offset to Priority Assignment Table */
64 /* Priority Assignment Table (4 octets)
65 * Octets:| 1 | 2 | 3 | 4 |
66 * -----------------------------------------
67 * |pri0|pri1|pri2|pri3|pri4|pri5|pri6|pri7|
68 * -----------------------------------------
69 * Bits:|7 4|3 0|7 4|3 0|7 4|3 0|7 4|3 0|
70 * -----------------------------------------
72 for (i
= 0; i
< 4; i
++) {
73 priority
= (u8
)((buf
[offset
] & I40E_IEEE_ETS_PRIO_1_MASK
) >>
74 I40E_IEEE_ETS_PRIO_1_SHIFT
);
75 etscfg
->prioritytable
[i
* 2] = priority
;
76 priority
= (u8
)((buf
[offset
] & I40E_IEEE_ETS_PRIO_0_MASK
) >>
77 I40E_IEEE_ETS_PRIO_0_SHIFT
);
78 etscfg
->prioritytable
[i
* 2 + 1] = priority
;
82 /* TC Bandwidth Table (8 octets)
83 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
84 * ---------------------------------
85 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
86 * ---------------------------------
88 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
89 etscfg
->tcbwtable
[i
] = buf
[offset
++];
91 /* TSA Assignment Table (8 octets)
92 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
93 * ---------------------------------
94 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
95 * ---------------------------------
97 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
98 etscfg
->tsatable
[i
] = buf
[offset
++];
102 * i40e_parse_ieee_etsrec_tlv
103 * @tlv: IEEE 802.1Qaz ETS REC TLV
104 * @dcbcfg: Local store to update ETS REC data
106 * Parses IEEE 802.1Qaz ETS REC TLV
108 static void i40e_parse_ieee_etsrec_tlv(struct i40e_lldp_org_tlv
*tlv
,
109 struct i40e_dcbx_config
*dcbcfg
)
111 u8
*buf
= tlv
->tlvinfo
;
116 /* Move offset to priority table */
119 /* Priority Assignment Table (4 octets)
120 * Octets:| 1 | 2 | 3 | 4 |
121 * -----------------------------------------
122 * |pri0|pri1|pri2|pri3|pri4|pri5|pri6|pri7|
123 * -----------------------------------------
124 * Bits:|7 4|3 0|7 4|3 0|7 4|3 0|7 4|3 0|
125 * -----------------------------------------
127 for (i
= 0; i
< 4; i
++) {
128 priority
= (u8
)((buf
[offset
] & I40E_IEEE_ETS_PRIO_1_MASK
) >>
129 I40E_IEEE_ETS_PRIO_1_SHIFT
);
130 dcbcfg
->etsrec
.prioritytable
[i
*2] = priority
;
131 priority
= (u8
)((buf
[offset
] & I40E_IEEE_ETS_PRIO_0_MASK
) >>
132 I40E_IEEE_ETS_PRIO_0_SHIFT
);
133 dcbcfg
->etsrec
.prioritytable
[i
*2 + 1] = priority
;
137 /* TC Bandwidth Table (8 octets)
138 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
139 * ---------------------------------
140 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
141 * ---------------------------------
143 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
144 dcbcfg
->etsrec
.tcbwtable
[i
] = buf
[offset
++];
146 /* TSA Assignment Table (8 octets)
147 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
148 * ---------------------------------
149 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
150 * ---------------------------------
152 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
153 dcbcfg
->etsrec
.tsatable
[i
] = buf
[offset
++];
157 * i40e_parse_ieee_pfccfg_tlv
158 * @tlv: IEEE 802.1Qaz PFC CFG TLV
159 * @dcbcfg: Local store to update PFC CFG data
161 * Parses IEEE 802.1Qaz PFC CFG TLV
163 static void i40e_parse_ieee_pfccfg_tlv(struct i40e_lldp_org_tlv
*tlv
,
164 struct i40e_dcbx_config
*dcbcfg
)
166 u8
*buf
= tlv
->tlvinfo
;
168 /* ----------------------------------------
169 * |will-|MBC | Re- | PFC | PFC Enable |
170 * |ing | |served| cap | |
171 * -----------------------------------------
172 * |1bit | 1bit|2 bits|4bits| 1 octet |
174 dcbcfg
->pfc
.willing
= (u8
)((buf
[0] & I40E_IEEE_PFC_WILLING_MASK
) >>
175 I40E_IEEE_PFC_WILLING_SHIFT
);
176 dcbcfg
->pfc
.mbc
= (u8
)((buf
[0] & I40E_IEEE_PFC_MBC_MASK
) >>
177 I40E_IEEE_PFC_MBC_SHIFT
);
178 dcbcfg
->pfc
.pfccap
= (u8
)((buf
[0] & I40E_IEEE_PFC_CAP_MASK
) >>
179 I40E_IEEE_PFC_CAP_SHIFT
);
180 dcbcfg
->pfc
.pfcenable
= buf
[1];
184 * i40e_parse_ieee_app_tlv
185 * @tlv: IEEE 802.1Qaz APP TLV
186 * @dcbcfg: Local store to update APP PRIO data
188 * Parses IEEE 802.1Qaz APP PRIO TLV
190 static void i40e_parse_ieee_app_tlv(struct i40e_lldp_org_tlv
*tlv
,
191 struct i40e_dcbx_config
*dcbcfg
)
199 typelength
= I40E_NTOHS(tlv
->typelength
);
200 length
= (u16
)((typelength
& I40E_LLDP_TLV_LEN_MASK
) >>
201 I40E_LLDP_TLV_LEN_SHIFT
);
204 /* The App priority table starts 5 octets after TLV header */
205 length
-= (sizeof(tlv
->ouisubtype
) + 1);
207 /* Move offset to App Priority Table */
210 /* Application Priority Table (3 octets)
211 * Octets:| 1 | 2 | 3 |
212 * -----------------------------------------
213 * |Priority|Rsrvd| Sel | Protocol ID |
214 * -----------------------------------------
215 * Bits:|23 21|20 19|18 16|15 0|
216 * -----------------------------------------
218 while (offset
< length
) {
219 dcbcfg
->app
[i
].priority
= (u8
)((buf
[offset
] &
220 I40E_IEEE_APP_PRIO_MASK
) >>
221 I40E_IEEE_APP_PRIO_SHIFT
);
222 dcbcfg
->app
[i
].selector
= (u8
)((buf
[offset
] &
223 I40E_IEEE_APP_SEL_MASK
) >>
224 I40E_IEEE_APP_SEL_SHIFT
);
225 dcbcfg
->app
[i
].protocolid
= (buf
[offset
+ 1] << 0x8) |
227 /* Move to next app */
230 if (i
>= I40E_DCBX_MAX_APPS
)
238 * i40e_parse_ieee_etsrec_tlv
239 * @tlv: IEEE 802.1Qaz TLV
240 * @dcbcfg: Local store to update ETS REC data
242 * Get the TLV subtype and send it to parsing function
243 * based on the subtype value
245 static void i40e_parse_ieee_tlv(struct i40e_lldp_org_tlv
*tlv
,
246 struct i40e_dcbx_config
*dcbcfg
)
251 ouisubtype
= I40E_NTOHL(tlv
->ouisubtype
);
252 subtype
= (u8
)((ouisubtype
& I40E_LLDP_TLV_SUBTYPE_MASK
) >>
253 I40E_LLDP_TLV_SUBTYPE_SHIFT
);
255 case I40E_IEEE_SUBTYPE_ETS_CFG
:
256 i40e_parse_ieee_etscfg_tlv(tlv
, dcbcfg
);
258 case I40E_IEEE_SUBTYPE_ETS_REC
:
259 i40e_parse_ieee_etsrec_tlv(tlv
, dcbcfg
);
261 case I40E_IEEE_SUBTYPE_PFC_CFG
:
262 i40e_parse_ieee_pfccfg_tlv(tlv
, dcbcfg
);
264 case I40E_IEEE_SUBTYPE_APP_PRI
:
265 i40e_parse_ieee_app_tlv(tlv
, dcbcfg
);
273 * i40e_parse_cee_pgcfg_tlv
274 * @tlv: CEE DCBX PG CFG TLV
275 * @dcbcfg: Local store to update ETS CFG data
277 * Parses CEE DCBX PG CFG TLV
279 static void i40e_parse_cee_pgcfg_tlv(struct i40e_cee_feat_tlv
*tlv
,
280 struct i40e_dcbx_config
*dcbcfg
)
282 struct i40e_dcb_ets_config
*etscfg
;
283 u8
*buf
= tlv
->tlvinfo
;
288 etscfg
= &dcbcfg
->etscfg
;
290 if (tlv
->en_will_err
& I40E_CEE_FEAT_TLV_WILLING_MASK
)
294 /* Priority Group Table (4 octets)
295 * Octets:| 1 | 2 | 3 | 4 |
296 * -----------------------------------------
297 * |pri0|pri1|pri2|pri3|pri4|pri5|pri6|pri7|
298 * -----------------------------------------
299 * Bits:|7 4|3 0|7 4|3 0|7 4|3 0|7 4|3 0|
300 * -----------------------------------------
302 for (i
= 0; i
< 4; i
++) {
303 priority
= (u8
)((buf
[offset
] & I40E_CEE_PGID_PRIO_1_MASK
) >>
304 I40E_CEE_PGID_PRIO_1_SHIFT
);
305 etscfg
->prioritytable
[i
* 2] = priority
;
306 priority
= (u8
)((buf
[offset
] & I40E_CEE_PGID_PRIO_0_MASK
) >>
307 I40E_CEE_PGID_PRIO_0_SHIFT
);
308 etscfg
->prioritytable
[i
* 2 + 1] = priority
;
312 /* PG Percentage Table (8 octets)
313 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
314 * ---------------------------------
315 * |pg0|pg1|pg2|pg3|pg4|pg5|pg6|pg7|
316 * ---------------------------------
318 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
319 etscfg
->tcbwtable
[i
] = buf
[offset
++];
321 /* Number of TCs supported (1 octet) */
322 etscfg
->maxtcs
= buf
[offset
];
326 * i40e_parse_cee_pfccfg_tlv
327 * @tlv: CEE DCBX PFC CFG TLV
328 * @dcbcfg: Local store to update PFC CFG data
330 * Parses CEE DCBX PFC CFG TLV
332 static void i40e_parse_cee_pfccfg_tlv(struct i40e_cee_feat_tlv
*tlv
,
333 struct i40e_dcbx_config
*dcbcfg
)
335 u8
*buf
= tlv
->tlvinfo
;
337 if (tlv
->en_will_err
& I40E_CEE_FEAT_TLV_WILLING_MASK
)
338 dcbcfg
->pfc
.willing
= 1;
340 /* ------------------------
341 * | PFC Enable | PFC TCs |
342 * ------------------------
343 * | 1 octet | 1 octet |
345 dcbcfg
->pfc
.pfcenable
= buf
[0];
346 dcbcfg
->pfc
.pfccap
= buf
[1];
350 * i40e_parse_cee_app_tlv
351 * @tlv: CEE DCBX APP TLV
352 * @dcbcfg: Local store to update APP PRIO data
354 * Parses CEE DCBX APP PRIO TLV
356 static void i40e_parse_cee_app_tlv(struct i40e_cee_feat_tlv
*tlv
,
357 struct i40e_dcbx_config
*dcbcfg
)
359 u16 length
, typelength
, offset
= 0;
360 struct i40e_cee_app_prio
*app
;
363 typelength
= I40E_NTOHS(tlv
->hdr
.typelen
);
364 length
= (u16
)((typelength
& I40E_LLDP_TLV_LEN_MASK
) >>
365 I40E_LLDP_TLV_LEN_SHIFT
);
367 dcbcfg
->numapps
= length
/ sizeof(*app
);
368 if (!dcbcfg
->numapps
)
370 if (dcbcfg
->numapps
> I40E_DCBX_MAX_APPS
)
371 dcbcfg
->numapps
= I40E_DCBX_MAX_APPS
;
373 for (i
= 0; i
< dcbcfg
->numapps
; i
++) {
376 app
= (struct i40e_cee_app_prio
*)(tlv
->tlvinfo
+ offset
);
377 for (up
= 0; up
< I40E_MAX_USER_PRIORITY
; up
++) {
378 if (app
->prio_map
& BIT(up
))
381 dcbcfg
->app
[i
].priority
= up
;
383 /* Get Selector from lower 2 bits, and convert to IEEE */
384 selector
= (app
->upper_oui_sel
& I40E_CEE_APP_SELECTOR_MASK
);
386 case I40E_CEE_APP_SEL_ETHTYPE
:
387 dcbcfg
->app
[i
].selector
= I40E_APP_SEL_ETHTYPE
;
389 case I40E_CEE_APP_SEL_TCPIP
:
390 dcbcfg
->app
[i
].selector
= I40E_APP_SEL_TCPIP
;
393 /* Keep selector as it is for unknown types */
394 dcbcfg
->app
[i
].selector
= selector
;
397 dcbcfg
->app
[i
].protocolid
= I40E_NTOHS(app
->protocol
);
398 /* Move to next app */
399 offset
+= sizeof(*app
);
406 * @dcbcfg: Local store to update DCBX config data
408 * Get the TLV subtype and send it to parsing function
409 * based on the subtype value
411 static void i40e_parse_cee_tlv(struct i40e_lldp_org_tlv
*tlv
,
412 struct i40e_dcbx_config
*dcbcfg
)
414 u16 len
, tlvlen
, sublen
, typelength
;
415 struct i40e_cee_feat_tlv
*sub_tlv
;
416 u8 subtype
, feat_tlv_count
= 0;
419 ouisubtype
= I40E_NTOHL(tlv
->ouisubtype
);
420 subtype
= (u8
)((ouisubtype
& I40E_LLDP_TLV_SUBTYPE_MASK
) >>
421 I40E_LLDP_TLV_SUBTYPE_SHIFT
);
422 /* Return if not CEE DCBX */
423 if (subtype
!= I40E_CEE_DCBX_TYPE
)
426 typelength
= I40E_NTOHS(tlv
->typelength
);
427 tlvlen
= (u16
)((typelength
& I40E_LLDP_TLV_LEN_MASK
) >>
428 I40E_LLDP_TLV_LEN_SHIFT
);
429 len
= sizeof(tlv
->typelength
) + sizeof(ouisubtype
) +
430 sizeof(struct i40e_cee_ctrl_tlv
);
431 /* Return if no CEE DCBX Feature TLVs */
435 sub_tlv
= (struct i40e_cee_feat_tlv
*)((char *)tlv
+ len
);
436 while (feat_tlv_count
< I40E_CEE_MAX_FEAT_TYPE
) {
437 typelength
= I40E_NTOHS(sub_tlv
->hdr
.typelen
);
438 sublen
= (u16
)((typelength
&
439 I40E_LLDP_TLV_LEN_MASK
) >>
440 I40E_LLDP_TLV_LEN_SHIFT
);
441 subtype
= (u8
)((typelength
& I40E_LLDP_TLV_TYPE_MASK
) >>
442 I40E_LLDP_TLV_TYPE_SHIFT
);
444 case I40E_CEE_SUBTYPE_PG_CFG
:
445 i40e_parse_cee_pgcfg_tlv(sub_tlv
, dcbcfg
);
447 case I40E_CEE_SUBTYPE_PFC_CFG
:
448 i40e_parse_cee_pfccfg_tlv(sub_tlv
, dcbcfg
);
450 case I40E_CEE_SUBTYPE_APP_PRI
:
451 i40e_parse_cee_app_tlv(sub_tlv
, dcbcfg
);
454 return; /* Invalid Sub-type return */
457 /* Move to next sub TLV */
458 sub_tlv
= (struct i40e_cee_feat_tlv
*)((char *)sub_tlv
+
459 sizeof(sub_tlv
->hdr
.typelen
) +
466 * @tlv: Organization specific TLV
467 * @dcbcfg: Local store to update ETS REC data
469 * Currently only IEEE 802.1Qaz TLV is supported, all others
472 static void i40e_parse_org_tlv(struct i40e_lldp_org_tlv
*tlv
,
473 struct i40e_dcbx_config
*dcbcfg
)
478 ouisubtype
= I40E_NTOHL(tlv
->ouisubtype
);
479 oui
= (u32
)((ouisubtype
& I40E_LLDP_TLV_OUI_MASK
) >>
480 I40E_LLDP_TLV_OUI_SHIFT
);
482 case I40E_IEEE_8021QAZ_OUI
:
483 i40e_parse_ieee_tlv(tlv
, dcbcfg
);
485 case I40E_CEE_DCBX_OUI
:
486 i40e_parse_cee_tlv(tlv
, dcbcfg
);
494 * i40e_lldp_to_dcb_config
495 * @lldpmib: LLDPDU to be parsed
496 * @dcbcfg: store for LLDPDU data
498 * Parse DCB configuration from the LLDPDU
500 enum i40e_status_code
i40e_lldp_to_dcb_config(u8
*lldpmib
,
501 struct i40e_dcbx_config
*dcbcfg
)
503 enum i40e_status_code ret
= I40E_SUCCESS
;
504 struct i40e_lldp_org_tlv
*tlv
;
510 if (!lldpmib
|| !dcbcfg
)
511 return I40E_ERR_PARAM
;
513 /* set to the start of LLDPDU */
514 lldpmib
+= I40E_LLDP_MIB_HLEN
;
515 tlv
= (struct i40e_lldp_org_tlv
*)lldpmib
;
517 typelength
= I40E_NTOHS(tlv
->typelength
);
518 type
= (u16
)((typelength
& I40E_LLDP_TLV_TYPE_MASK
) >>
519 I40E_LLDP_TLV_TYPE_SHIFT
);
520 length
= (u16
)((typelength
& I40E_LLDP_TLV_LEN_MASK
) >>
521 I40E_LLDP_TLV_LEN_SHIFT
);
522 offset
+= sizeof(typelength
) + length
;
524 /* END TLV or beyond LLDPDU size */
525 if ((type
== I40E_TLV_TYPE_END
) || (offset
> I40E_LLDPDU_SIZE
))
529 case I40E_TLV_TYPE_ORG
:
530 i40e_parse_org_tlv(tlv
, dcbcfg
);
536 /* Move to next TLV */
537 tlv
= (struct i40e_lldp_org_tlv
*)((char *)tlv
+
538 sizeof(tlv
->typelength
) +
546 * i40e_aq_get_dcb_config
547 * @hw: pointer to the hw struct
548 * @mib_type: mib type for the query
549 * @bridgetype: bridge type for the query (remote)
550 * @dcbcfg: store for LLDPDU data
552 * Query DCB configuration from the Firmware
554 enum i40e_status_code
i40e_aq_get_dcb_config(struct i40e_hw
*hw
, u8 mib_type
,
556 struct i40e_dcbx_config
*dcbcfg
)
558 enum i40e_status_code ret
= I40E_SUCCESS
;
559 struct i40e_virt_mem mem
;
562 /* Allocate the LLDPDU */
563 ret
= i40e_allocate_virt_mem(hw
, &mem
, I40E_LLDPDU_SIZE
);
567 lldpmib
= (u8
*)mem
.va
;
568 ret
= i40e_aq_get_lldp_mib(hw
, bridgetype
, mib_type
,
569 (void *)lldpmib
, I40E_LLDPDU_SIZE
,
574 /* Parse LLDP MIB to get dcb configuration */
575 ret
= i40e_lldp_to_dcb_config(lldpmib
, dcbcfg
);
578 i40e_free_virt_mem(hw
, &mem
);
583 * i40e_cee_to_dcb_v1_config
584 * @cee_cfg: pointer to CEE v1 response configuration struct
585 * @dcbcfg: DCB configuration struct
587 * Convert CEE v1 configuration from firmware to DCB configuration
589 static void i40e_cee_to_dcb_v1_config(
590 struct i40e_aqc_get_cee_dcb_cfg_v1_resp
*cee_cfg
,
591 struct i40e_dcbx_config
*dcbcfg
)
593 u16 status
, tlv_status
= LE16_TO_CPU(cee_cfg
->tlv_status
);
594 u16 app_prio
= LE16_TO_CPU(cee_cfg
->oper_app_prio
);
597 /* CEE PG data to ETS config */
598 dcbcfg
->etscfg
.maxtcs
= cee_cfg
->oper_num_tc
;
600 /* Note that the FW creates the oper_prio_tc nibbles reversed
601 * from those in the CEE Priority Group sub-TLV.
603 for (i
= 0; i
< 4; i
++) {
604 tc
= (u8
)((cee_cfg
->oper_prio_tc
[i
] &
605 I40E_CEE_PGID_PRIO_0_MASK
) >>
606 I40E_CEE_PGID_PRIO_0_SHIFT
);
607 dcbcfg
->etscfg
.prioritytable
[i
*2] = tc
;
608 tc
= (u8
)((cee_cfg
->oper_prio_tc
[i
] &
609 I40E_CEE_PGID_PRIO_1_MASK
) >>
610 I40E_CEE_PGID_PRIO_1_SHIFT
);
611 dcbcfg
->etscfg
.prioritytable
[i
*2 + 1] = tc
;
614 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
615 dcbcfg
->etscfg
.tcbwtable
[i
] = cee_cfg
->oper_tc_bw
[i
];
617 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++) {
618 if (dcbcfg
->etscfg
.prioritytable
[i
] == I40E_CEE_PGID_STRICT
) {
619 /* Map it to next empty TC */
620 dcbcfg
->etscfg
.prioritytable
[i
] =
621 cee_cfg
->oper_num_tc
- 1;
622 dcbcfg
->etscfg
.tsatable
[i
] = I40E_IEEE_TSA_STRICT
;
624 dcbcfg
->etscfg
.tsatable
[i
] = I40E_IEEE_TSA_ETS
;
628 /* CEE PFC data to ETS config */
629 dcbcfg
->pfc
.pfcenable
= cee_cfg
->oper_pfc_en
;
630 dcbcfg
->pfc
.pfccap
= I40E_MAX_TRAFFIC_CLASS
;
632 status
= (tlv_status
& I40E_AQC_CEE_APP_STATUS_MASK
) >>
633 I40E_AQC_CEE_APP_STATUS_SHIFT
;
634 err
= (status
& I40E_TLV_STATUS_ERR
) ? 1 : 0;
635 /* Add APPs if Error is False */
637 /* CEE operating configuration supports FCoE/iSCSI/FIP only */
638 dcbcfg
->numapps
= I40E_CEE_OPER_MAX_APPS
;
641 dcbcfg
->app
[0].priority
=
642 (app_prio
& I40E_AQC_CEE_APP_FCOE_MASK
) >>
643 I40E_AQC_CEE_APP_FCOE_SHIFT
;
644 dcbcfg
->app
[0].selector
= I40E_APP_SEL_ETHTYPE
;
645 dcbcfg
->app
[0].protocolid
= I40E_APP_PROTOID_FCOE
;
648 dcbcfg
->app
[1].priority
=
649 (app_prio
& I40E_AQC_CEE_APP_ISCSI_MASK
) >>
650 I40E_AQC_CEE_APP_ISCSI_SHIFT
;
651 dcbcfg
->app
[1].selector
= I40E_APP_SEL_TCPIP
;
652 dcbcfg
->app
[1].protocolid
= I40E_APP_PROTOID_ISCSI
;
655 dcbcfg
->app
[2].priority
=
656 (app_prio
& I40E_AQC_CEE_APP_FIP_MASK
) >>
657 I40E_AQC_CEE_APP_FIP_SHIFT
;
658 dcbcfg
->app
[2].selector
= I40E_APP_SEL_ETHTYPE
;
659 dcbcfg
->app
[2].protocolid
= I40E_APP_PROTOID_FIP
;
664 * i40e_cee_to_dcb_config
665 * @cee_cfg: pointer to CEE configuration struct
666 * @dcbcfg: DCB configuration struct
668 * Convert CEE configuration from firmware to DCB configuration
670 static void i40e_cee_to_dcb_config(
671 struct i40e_aqc_get_cee_dcb_cfg_resp
*cee_cfg
,
672 struct i40e_dcbx_config
*dcbcfg
)
674 u32 status
, tlv_status
= LE32_TO_CPU(cee_cfg
->tlv_status
);
675 u16 app_prio
= LE16_TO_CPU(cee_cfg
->oper_app_prio
);
676 u8 i
, tc
, err
, sync
, oper
;
678 /* CEE PG data to ETS config */
679 dcbcfg
->etscfg
.maxtcs
= cee_cfg
->oper_num_tc
;
681 /* Note that the FW creates the oper_prio_tc nibbles reversed
682 * from those in the CEE Priority Group sub-TLV.
684 for (i
= 0; i
< 4; i
++) {
685 tc
= (u8
)((cee_cfg
->oper_prio_tc
[i
] &
686 I40E_CEE_PGID_PRIO_0_MASK
) >>
687 I40E_CEE_PGID_PRIO_0_SHIFT
);
688 dcbcfg
->etscfg
.prioritytable
[i
*2] = tc
;
689 tc
= (u8
)((cee_cfg
->oper_prio_tc
[i
] &
690 I40E_CEE_PGID_PRIO_1_MASK
) >>
691 I40E_CEE_PGID_PRIO_1_SHIFT
);
692 dcbcfg
->etscfg
.prioritytable
[i
*2 + 1] = tc
;
695 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
696 dcbcfg
->etscfg
.tcbwtable
[i
] = cee_cfg
->oper_tc_bw
[i
];
698 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++) {
699 if (dcbcfg
->etscfg
.prioritytable
[i
] == I40E_CEE_PGID_STRICT
) {
700 /* Map it to next empty TC */
701 dcbcfg
->etscfg
.prioritytable
[i
] =
702 cee_cfg
->oper_num_tc
- 1;
703 dcbcfg
->etscfg
.tsatable
[i
] = I40E_IEEE_TSA_STRICT
;
705 dcbcfg
->etscfg
.tsatable
[i
] = I40E_IEEE_TSA_ETS
;
709 /* CEE PFC data to ETS config */
710 dcbcfg
->pfc
.pfcenable
= cee_cfg
->oper_pfc_en
;
711 dcbcfg
->pfc
.pfccap
= I40E_MAX_TRAFFIC_CLASS
;
714 status
= (tlv_status
& I40E_AQC_CEE_FCOE_STATUS_MASK
) >>
715 I40E_AQC_CEE_FCOE_STATUS_SHIFT
;
716 err
= (status
& I40E_TLV_STATUS_ERR
) ? 1 : 0;
717 sync
= (status
& I40E_TLV_STATUS_SYNC
) ? 1 : 0;
718 oper
= (status
& I40E_TLV_STATUS_OPER
) ? 1 : 0;
719 /* Add FCoE APP if Error is False and Oper/Sync is True */
720 if (!err
&& sync
&& oper
) {
722 dcbcfg
->app
[i
].priority
=
723 (app_prio
& I40E_AQC_CEE_APP_FCOE_MASK
) >>
724 I40E_AQC_CEE_APP_FCOE_SHIFT
;
725 dcbcfg
->app
[i
].selector
= I40E_APP_SEL_ETHTYPE
;
726 dcbcfg
->app
[i
].protocolid
= I40E_APP_PROTOID_FCOE
;
730 status
= (tlv_status
& I40E_AQC_CEE_ISCSI_STATUS_MASK
) >>
731 I40E_AQC_CEE_ISCSI_STATUS_SHIFT
;
732 err
= (status
& I40E_TLV_STATUS_ERR
) ? 1 : 0;
733 sync
= (status
& I40E_TLV_STATUS_SYNC
) ? 1 : 0;
734 oper
= (status
& I40E_TLV_STATUS_OPER
) ? 1 : 0;
735 /* Add iSCSI APP if Error is False and Oper/Sync is True */
736 if (!err
&& sync
&& oper
) {
738 dcbcfg
->app
[i
].priority
=
739 (app_prio
& I40E_AQC_CEE_APP_ISCSI_MASK
) >>
740 I40E_AQC_CEE_APP_ISCSI_SHIFT
;
741 dcbcfg
->app
[i
].selector
= I40E_APP_SEL_TCPIP
;
742 dcbcfg
->app
[i
].protocolid
= I40E_APP_PROTOID_ISCSI
;
746 status
= (tlv_status
& I40E_AQC_CEE_FIP_STATUS_MASK
) >>
747 I40E_AQC_CEE_FIP_STATUS_SHIFT
;
748 err
= (status
& I40E_TLV_STATUS_ERR
) ? 1 : 0;
749 sync
= (status
& I40E_TLV_STATUS_SYNC
) ? 1 : 0;
750 oper
= (status
& I40E_TLV_STATUS_OPER
) ? 1 : 0;
751 /* Add FIP APP if Error is False and Oper/Sync is True */
752 if (!err
&& sync
&& oper
) {
754 dcbcfg
->app
[i
].priority
=
755 (app_prio
& I40E_AQC_CEE_APP_FIP_MASK
) >>
756 I40E_AQC_CEE_APP_FIP_SHIFT
;
757 dcbcfg
->app
[i
].selector
= I40E_APP_SEL_ETHTYPE
;
758 dcbcfg
->app
[i
].protocolid
= I40E_APP_PROTOID_FIP
;
765 * i40e_get_ieee_dcb_config
766 * @hw: pointer to the hw struct
768 * Get IEEE mode DCB configuration from the Firmware
770 STATIC
enum i40e_status_code
i40e_get_ieee_dcb_config(struct i40e_hw
*hw
)
772 enum i40e_status_code ret
= I40E_SUCCESS
;
775 hw
->local_dcbx_config
.dcbx_mode
= I40E_DCBX_MODE_IEEE
;
776 /* Get Local DCB Config */
777 ret
= i40e_aq_get_dcb_config(hw
, I40E_AQ_LLDP_MIB_LOCAL
, 0,
778 &hw
->local_dcbx_config
);
782 /* Get Remote DCB Config */
783 ret
= i40e_aq_get_dcb_config(hw
, I40E_AQ_LLDP_MIB_REMOTE
,
784 I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE
,
785 &hw
->remote_dcbx_config
);
786 /* Don't treat ENOENT as an error for Remote MIBs */
787 if (hw
->aq
.asq_last_status
== I40E_AQ_RC_ENOENT
)
795 * i40e_get_dcb_config
796 * @hw: pointer to the hw struct
798 * Get DCB configuration from the Firmware
800 enum i40e_status_code
i40e_get_dcb_config(struct i40e_hw
*hw
)
802 enum i40e_status_code ret
= I40E_SUCCESS
;
803 struct i40e_aqc_get_cee_dcb_cfg_resp cee_cfg
;
804 struct i40e_aqc_get_cee_dcb_cfg_v1_resp cee_v1_cfg
;
806 /* If Firmware version < v4.33 on X710/XL710, IEEE only */
807 if ((hw
->mac
.type
== I40E_MAC_XL710
) &&
808 (((hw
->aq
.fw_maj_ver
== 4) && (hw
->aq
.fw_min_ver
< 33)) ||
809 (hw
->aq
.fw_maj_ver
< 4)))
810 return i40e_get_ieee_dcb_config(hw
);
812 /* If Firmware version == v4.33 on X710/XL710, use old CEE struct */
813 if ((hw
->mac
.type
== I40E_MAC_XL710
) &&
814 ((hw
->aq
.fw_maj_ver
== 4) && (hw
->aq
.fw_min_ver
== 33))) {
815 ret
= i40e_aq_get_cee_dcb_config(hw
, &cee_v1_cfg
,
816 sizeof(cee_v1_cfg
), NULL
);
817 if (ret
== I40E_SUCCESS
) {
819 hw
->local_dcbx_config
.dcbx_mode
= I40E_DCBX_MODE_CEE
;
820 hw
->local_dcbx_config
.tlv_status
=
821 LE16_TO_CPU(cee_v1_cfg
.tlv_status
);
822 i40e_cee_to_dcb_v1_config(&cee_v1_cfg
,
823 &hw
->local_dcbx_config
);
826 ret
= i40e_aq_get_cee_dcb_config(hw
, &cee_cfg
,
827 sizeof(cee_cfg
), NULL
);
828 if (ret
== I40E_SUCCESS
) {
830 hw
->local_dcbx_config
.dcbx_mode
= I40E_DCBX_MODE_CEE
;
831 hw
->local_dcbx_config
.tlv_status
=
832 LE32_TO_CPU(cee_cfg
.tlv_status
);
833 i40e_cee_to_dcb_config(&cee_cfg
,
834 &hw
->local_dcbx_config
);
838 /* CEE mode not enabled try querying IEEE data */
839 if (hw
->aq
.asq_last_status
== I40E_AQ_RC_ENOENT
)
840 return i40e_get_ieee_dcb_config(hw
);
842 if (ret
!= I40E_SUCCESS
)
845 /* Get CEE DCB Desired Config */
846 ret
= i40e_aq_get_dcb_config(hw
, I40E_AQ_LLDP_MIB_LOCAL
, 0,
847 &hw
->desired_dcbx_config
);
851 /* Get Remote DCB Config */
852 ret
= i40e_aq_get_dcb_config(hw
, I40E_AQ_LLDP_MIB_REMOTE
,
853 I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE
,
854 &hw
->remote_dcbx_config
);
855 /* Don't treat ENOENT as an error for Remote MIBs */
856 if (hw
->aq
.asq_last_status
== I40E_AQ_RC_ENOENT
)
865 * @hw: pointer to the hw struct
866 * @enable_mib_change: enable mib change event
868 * Update DCB configuration from the Firmware
870 enum i40e_status_code
i40e_init_dcb(struct i40e_hw
*hw
, bool enable_mib_change
)
872 enum i40e_status_code ret
= I40E_SUCCESS
;
873 struct i40e_lldp_variables lldp_cfg
;
876 if (!hw
->func_caps
.dcb
)
877 return I40E_NOT_SUPPORTED
;
879 /* Read LLDP NVM area */
880 if (hw
->flags
& I40E_HW_FLAG_FW_LLDP_PERSISTENT
) {
883 if (hw
->mac
.type
== I40E_MAC_XL710
)
884 offset
= I40E_LLDP_CURRENT_STATUS_XL710_OFFSET
;
885 else if (hw
->mac
.type
== I40E_MAC_X722
)
886 offset
= I40E_LLDP_CURRENT_STATUS_X722_OFFSET
;
888 return I40E_NOT_SUPPORTED
;
890 ret
= i40e_read_nvm_module_data(hw
,
891 I40E_SR_EMP_SR_SETTINGS_PTR
,
893 I40E_LLDP_CURRENT_STATUS_OFFSET
,
894 I40E_LLDP_CURRENT_STATUS_SIZE
,
895 &lldp_cfg
.adminstatus
);
897 ret
= i40e_read_lldp_cfg(hw
, &lldp_cfg
);
900 return I40E_ERR_NOT_READY
;
902 /* Get the LLDP AdminStatus for the current port */
903 adminstatus
= lldp_cfg
.adminstatus
>> (hw
->port
* 4);
906 /* LLDP agent disabled */
908 hw
->dcbx_status
= I40E_DCBX_STATUS_DISABLED
;
909 return I40E_ERR_NOT_READY
;
912 /* Get DCBX status */
913 ret
= i40e_get_dcbx_status(hw
, &hw
->dcbx_status
);
917 /* Check the DCBX Status */
918 if (hw
->dcbx_status
== I40E_DCBX_STATUS_DONE
||
919 hw
->dcbx_status
== I40E_DCBX_STATUS_IN_PROGRESS
) {
920 /* Get current DCBX configuration */
921 ret
= i40e_get_dcb_config(hw
);
924 } else if (hw
->dcbx_status
== I40E_DCBX_STATUS_DISABLED
) {
925 return I40E_ERR_NOT_READY
;
928 /* Configure the LLDP MIB change event */
929 if (enable_mib_change
)
930 ret
= i40e_aq_cfg_lldp_mib_change_event(hw
, true, NULL
);
936 * i40e_get_fw_lldp_status
937 * @hw: pointer to the hw struct
938 * @lldp_status: pointer to the status enum
940 * Get status of FW Link Layer Discovery Protocol (LLDP) Agent.
941 * Status of agent is reported via @lldp_status parameter.
943 enum i40e_status_code
944 i40e_get_fw_lldp_status(struct i40e_hw
*hw
,
945 enum i40e_get_fw_lldp_status_resp
*lldp_status
)
947 enum i40e_status_code ret
;
948 struct i40e_virt_mem mem
;
952 return I40E_ERR_PARAM
;
954 /* Allocate buffer for the LLDPDU */
955 ret
= i40e_allocate_virt_mem(hw
, &mem
, I40E_LLDPDU_SIZE
);
959 lldpmib
= (u8
*)mem
.va
;
960 ret
= i40e_aq_get_lldp_mib(hw
, 0, 0, (void *)lldpmib
,
961 I40E_LLDPDU_SIZE
, NULL
, NULL
, NULL
);
963 if (ret
== I40E_SUCCESS
) {
964 *lldp_status
= I40E_GET_FW_LLDP_STATUS_ENABLED
;
965 } else if (hw
->aq
.asq_last_status
== I40E_AQ_RC_ENOENT
) {
966 /* MIB is not available yet but the agent is running */
967 *lldp_status
= I40E_GET_FW_LLDP_STATUS_ENABLED
;
969 } else if (hw
->aq
.asq_last_status
== I40E_AQ_RC_EPERM
) {
970 *lldp_status
= I40E_GET_FW_LLDP_STATUS_DISABLED
;
974 i40e_free_virt_mem(hw
, &mem
);
979 * i40e_add_ieee_ets_tlv - Prepare ETS TLV in IEEE format
980 * @tlv: Fill the ETS config data in IEEE format
981 * @dcbcfg: Local store which holds the DCB Config
983 * Prepare IEEE 802.1Qaz ETS CFG TLV
985 static void i40e_add_ieee_ets_tlv(struct i40e_lldp_org_tlv
*tlv
,
986 struct i40e_dcbx_config
*dcbcfg
)
988 u8 priority0
, priority1
, maxtcwilling
= 0;
989 struct i40e_dcb_ets_config
*etscfg
;
990 u16 offset
= 0, typelength
, i
;
991 u8
*buf
= tlv
->tlvinfo
;
994 typelength
= (u16
)((I40E_TLV_TYPE_ORG
<< I40E_LLDP_TLV_TYPE_SHIFT
) |
995 I40E_IEEE_ETS_TLV_LENGTH
);
996 tlv
->typelength
= I40E_HTONS(typelength
);
998 ouisubtype
= (u32
)((I40E_IEEE_8021QAZ_OUI
<< I40E_LLDP_TLV_OUI_SHIFT
) |
999 I40E_IEEE_SUBTYPE_ETS_CFG
);
1000 tlv
->ouisubtype
= I40E_HTONL(ouisubtype
);
1002 /* First Octet post subtype
1003 * --------------------------
1004 * |will-|CBS | Re- | Max |
1005 * |ing | |served| TCs |
1006 * --------------------------
1007 * |1bit | 1bit|3 bits|3bits|
1009 etscfg
= &dcbcfg
->etscfg
;
1010 if (etscfg
->willing
)
1011 maxtcwilling
= BIT(I40E_IEEE_ETS_WILLING_SHIFT
);
1012 maxtcwilling
|= etscfg
->maxtcs
& I40E_IEEE_ETS_MAXTC_MASK
;
1013 buf
[offset
] = maxtcwilling
;
1015 /* Move offset to Priority Assignment Table */
1018 /* Priority Assignment Table (4 octets)
1019 * Octets:| 1 | 2 | 3 | 4 |
1020 * -----------------------------------------
1021 * |pri0|pri1|pri2|pri3|pri4|pri5|pri6|pri7|
1022 * -----------------------------------------
1023 * Bits:|7 4|3 0|7 4|3 0|7 4|3 0|7 4|3 0|
1024 * -----------------------------------------
1026 for (i
= 0; i
< 4; i
++) {
1027 priority0
= etscfg
->prioritytable
[i
* 2] & 0xF;
1028 priority1
= etscfg
->prioritytable
[i
* 2 + 1] & 0xF;
1029 buf
[offset
] = (priority0
<< I40E_IEEE_ETS_PRIO_1_SHIFT
) |
1034 /* TC Bandwidth Table (8 octets)
1035 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
1036 * ---------------------------------
1037 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
1038 * ---------------------------------
1040 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
1041 buf
[offset
++] = etscfg
->tcbwtable
[i
];
1043 /* TSA Assignment Table (8 octets)
1044 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
1045 * ---------------------------------
1046 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
1047 * ---------------------------------
1049 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
1050 buf
[offset
++] = etscfg
->tsatable
[i
];
1054 * i40e_add_ieee_etsrec_tlv - Prepare ETS Recommended TLV in IEEE format
1055 * @tlv: Fill ETS Recommended TLV in IEEE format
1056 * @dcbcfg: Local store which holds the DCB Config
1058 * Prepare IEEE 802.1Qaz ETS REC TLV
1060 static void i40e_add_ieee_etsrec_tlv(struct i40e_lldp_org_tlv
*tlv
,
1061 struct i40e_dcbx_config
*dcbcfg
)
1063 struct i40e_dcb_ets_config
*etsrec
;
1064 u16 offset
= 0, typelength
, i
;
1065 u8 priority0
, priority1
;
1066 u8
*buf
= tlv
->tlvinfo
;
1069 typelength
= (u16
)((I40E_TLV_TYPE_ORG
<< I40E_LLDP_TLV_TYPE_SHIFT
) |
1070 I40E_IEEE_ETS_TLV_LENGTH
);
1071 tlv
->typelength
= I40E_HTONS(typelength
);
1073 ouisubtype
= (u32
)((I40E_IEEE_8021QAZ_OUI
<< I40E_LLDP_TLV_OUI_SHIFT
) |
1074 I40E_IEEE_SUBTYPE_ETS_REC
);
1075 tlv
->ouisubtype
= I40E_HTONL(ouisubtype
);
1077 etsrec
= &dcbcfg
->etsrec
;
1078 /* First Octet is reserved */
1079 /* Move offset to Priority Assignment Table */
1082 /* Priority Assignment Table (4 octets)
1083 * Octets:| 1 | 2 | 3 | 4 |
1084 * -----------------------------------------
1085 * |pri0|pri1|pri2|pri3|pri4|pri5|pri6|pri7|
1086 * -----------------------------------------
1087 * Bits:|7 4|3 0|7 4|3 0|7 4|3 0|7 4|3 0|
1088 * -----------------------------------------
1090 for (i
= 0; i
< 4; i
++) {
1091 priority0
= etsrec
->prioritytable
[i
* 2] & 0xF;
1092 priority1
= etsrec
->prioritytable
[i
* 2 + 1] & 0xF;
1093 buf
[offset
] = (priority0
<< I40E_IEEE_ETS_PRIO_1_SHIFT
) |
1098 /* TC Bandwidth Table (8 octets)
1099 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
1100 * ---------------------------------
1101 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
1102 * ---------------------------------
1104 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
1105 buf
[offset
++] = etsrec
->tcbwtable
[i
];
1107 /* TSA Assignment Table (8 octets)
1108 * Octets:| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
1109 * ---------------------------------
1110 * |tc0|tc1|tc2|tc3|tc4|tc5|tc6|tc7|
1111 * ---------------------------------
1113 for (i
= 0; i
< I40E_MAX_TRAFFIC_CLASS
; i
++)
1114 buf
[offset
++] = etsrec
->tsatable
[i
];
1118 * i40e_add_ieee_pfc_tlv - Prepare PFC TLV in IEEE format
1119 * @tlv: Fill PFC TLV in IEEE format
1120 * @dcbcfg: Local store to get PFC CFG data
1122 * Prepare IEEE 802.1Qaz PFC CFG TLV
1124 static void i40e_add_ieee_pfc_tlv(struct i40e_lldp_org_tlv
*tlv
,
1125 struct i40e_dcbx_config
*dcbcfg
)
1127 u8
*buf
= tlv
->tlvinfo
;
1131 typelength
= (u16
)((I40E_TLV_TYPE_ORG
<< I40E_LLDP_TLV_TYPE_SHIFT
) |
1132 I40E_IEEE_PFC_TLV_LENGTH
);
1133 tlv
->typelength
= I40E_HTONS(typelength
);
1135 ouisubtype
= (u32
)((I40E_IEEE_8021QAZ_OUI
<< I40E_LLDP_TLV_OUI_SHIFT
) |
1136 I40E_IEEE_SUBTYPE_PFC_CFG
);
1137 tlv
->ouisubtype
= I40E_HTONL(ouisubtype
);
1139 /* ----------------------------------------
1140 * |will-|MBC | Re- | PFC | PFC Enable |
1141 * |ing | |served| cap | |
1142 * -----------------------------------------
1143 * |1bit | 1bit|2 bits|4bits| 1 octet |
1145 if (dcbcfg
->pfc
.willing
)
1146 buf
[0] = BIT(I40E_IEEE_PFC_WILLING_SHIFT
);
1148 if (dcbcfg
->pfc
.mbc
)
1149 buf
[0] |= BIT(I40E_IEEE_PFC_MBC_SHIFT
);
1151 buf
[0] |= dcbcfg
->pfc
.pfccap
& 0xF;
1152 buf
[1] = dcbcfg
->pfc
.pfcenable
;
1156 * i40e_add_ieee_app_pri_tlv - Prepare APP TLV in IEEE format
1157 * @tlv: Fill APP TLV in IEEE format
1158 * @dcbcfg: Local store to get APP CFG data
1160 * Prepare IEEE 802.1Qaz APP CFG TLV
1162 static void i40e_add_ieee_app_pri_tlv(struct i40e_lldp_org_tlv
*tlv
,
1163 struct i40e_dcbx_config
*dcbcfg
)
1165 u16 typelength
, length
, offset
= 0;
1166 u8 priority
, selector
, i
= 0;
1167 u8
*buf
= tlv
->tlvinfo
;
1170 /* No APP TLVs then just return */
1171 if (dcbcfg
->numapps
== 0)
1173 ouisubtype
= (u32
)((I40E_IEEE_8021QAZ_OUI
<< I40E_LLDP_TLV_OUI_SHIFT
) |
1174 I40E_IEEE_SUBTYPE_APP_PRI
);
1175 tlv
->ouisubtype
= I40E_HTONL(ouisubtype
);
1177 /* Move offset to App Priority Table */
1179 /* Application Priority Table (3 octets)
1180 * Octets:| 1 | 2 | 3 |
1181 * -----------------------------------------
1182 * |Priority|Rsrvd| Sel | Protocol ID |
1183 * -----------------------------------------
1184 * Bits:|23 21|20 19|18 16|15 0|
1185 * -----------------------------------------
1187 while (i
< dcbcfg
->numapps
) {
1188 priority
= dcbcfg
->app
[i
].priority
& 0x7;
1189 selector
= dcbcfg
->app
[i
].selector
& 0x7;
1190 buf
[offset
] = (priority
<< I40E_IEEE_APP_PRIO_SHIFT
) | selector
;
1191 buf
[offset
+ 1] = (dcbcfg
->app
[i
].protocolid
>> 0x8) & 0xFF;
1192 buf
[offset
+ 2] = dcbcfg
->app
[i
].protocolid
& 0xFF;
1193 /* Move to next app */
1196 if (i
>= I40E_DCBX_MAX_APPS
)
1199 /* length includes size of ouisubtype + 1 reserved + 3*numapps */
1200 length
= sizeof(tlv
->ouisubtype
) + 1 + (i
*3);
1201 typelength
= (u16
)((I40E_TLV_TYPE_ORG
<< I40E_LLDP_TLV_TYPE_SHIFT
) |
1203 tlv
->typelength
= I40E_HTONS(typelength
);
1207 * i40e_add_dcb_tlv - Add all IEEE TLVs
1208 * @tlv: pointer to org tlv
1210 * add tlv information
1212 static void i40e_add_dcb_tlv(struct i40e_lldp_org_tlv
*tlv
,
1213 struct i40e_dcbx_config
*dcbcfg
,
1217 case I40E_IEEE_TLV_ID_ETS_CFG
:
1218 i40e_add_ieee_ets_tlv(tlv
, dcbcfg
);
1220 case I40E_IEEE_TLV_ID_ETS_REC
:
1221 i40e_add_ieee_etsrec_tlv(tlv
, dcbcfg
);
1223 case I40E_IEEE_TLV_ID_PFC_CFG
:
1224 i40e_add_ieee_pfc_tlv(tlv
, dcbcfg
);
1226 case I40E_IEEE_TLV_ID_APP_PRI
:
1227 i40e_add_ieee_app_pri_tlv(tlv
, dcbcfg
);
1235 * i40e_set_dcb_config - Set the local LLDP MIB to FW
1236 * @hw: pointer to the hw struct
1238 * Set DCB configuration to the Firmware
1240 enum i40e_status_code
i40e_set_dcb_config(struct i40e_hw
*hw
)
1242 enum i40e_status_code ret
= I40E_SUCCESS
;
1243 struct i40e_dcbx_config
*dcbcfg
;
1244 struct i40e_virt_mem mem
;
1245 u8 mib_type
, *lldpmib
;
1248 /* update the hw local config */
1249 dcbcfg
= &hw
->local_dcbx_config
;
1250 /* Allocate the LLDPDU */
1251 ret
= i40e_allocate_virt_mem(hw
, &mem
, I40E_LLDPDU_SIZE
);
1255 mib_type
= SET_LOCAL_MIB_AC_TYPE_LOCAL_MIB
;
1256 if (dcbcfg
->app_mode
== I40E_DCBX_APPS_NON_WILLING
) {
1257 mib_type
|= SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS
<<
1258 SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_SHIFT
;
1260 lldpmib
= (u8
*)mem
.va
;
1261 ret
= i40e_dcb_config_to_lldp(lldpmib
, &miblen
, dcbcfg
);
1262 ret
= i40e_aq_set_lldp_mib(hw
, mib_type
, (void *)lldpmib
, miblen
, NULL
);
1264 i40e_free_virt_mem(hw
, &mem
);
1269 * i40e_dcb_config_to_lldp - Convert Dcbconfig to MIB format
1270 * @hw: pointer to the hw struct
1271 * @dcbcfg: store for LLDPDU data
1273 * send DCB configuration to FW
1275 enum i40e_status_code
i40e_dcb_config_to_lldp(u8
*lldpmib
, u16
*miblen
,
1276 struct i40e_dcbx_config
*dcbcfg
)
1278 u16 length
, offset
= 0, tlvid
= I40E_TLV_ID_START
;
1279 enum i40e_status_code ret
= I40E_SUCCESS
;
1280 struct i40e_lldp_org_tlv
*tlv
;
1283 tlv
= (struct i40e_lldp_org_tlv
*)lldpmib
;
1285 i40e_add_dcb_tlv(tlv
, dcbcfg
, tlvid
++);
1286 typelength
= I40E_NTOHS(tlv
->typelength
);
1287 length
= (u16
)((typelength
& I40E_LLDP_TLV_LEN_MASK
) >>
1288 I40E_LLDP_TLV_LEN_SHIFT
);
1290 offset
+= length
+ 2;
1291 /* END TLV or beyond LLDPDU size */
1292 if ((tlvid
>= I40E_TLV_ID_END_OF_LLDPPDU
) ||
1293 (offset
> I40E_LLDPDU_SIZE
))
1295 /* Move to next TLV */
1297 tlv
= (struct i40e_lldp_org_tlv
*)((char *)tlv
+
1298 sizeof(tlv
->typelength
) + length
);
1306 * _i40e_read_lldp_cfg - generic read of LLDP Configuration data from NVM
1307 * @hw: pointer to the HW structure
1308 * @lldp_cfg: pointer to hold lldp configuration variables
1309 * @module: address of the module pointer
1310 * @word_offset: offset of LLDP configuration
1312 * Reads the LLDP configuration data from NVM using passed addresses
1314 static enum i40e_status_code
_i40e_read_lldp_cfg(struct i40e_hw
*hw
,
1315 struct i40e_lldp_variables
*lldp_cfg
,
1316 u8 module
, u32 word_offset
)
1318 u32 address
, offset
= (2 * word_offset
);
1319 enum i40e_status_code ret
;
1323 ret
= i40e_acquire_nvm(hw
, I40E_RESOURCE_READ
);
1324 if (ret
!= I40E_SUCCESS
)
1327 ret
= i40e_aq_read_nvm(hw
, 0x0, module
* 2, sizeof(raw_mem
), &raw_mem
,
1329 i40e_release_nvm(hw
);
1330 if (ret
!= I40E_SUCCESS
)
1333 mem
= LE16_TO_CPU(raw_mem
);
1334 /* Check if this pointer needs to be read in word size or 4K sector
1337 if (mem
& I40E_PTR_TYPE
)
1338 address
= (0x7FFF & mem
) * 4096;
1340 address
= (0x7FFF & mem
) * 2;
1342 ret
= i40e_acquire_nvm(hw
, I40E_RESOURCE_READ
);
1343 if (ret
!= I40E_SUCCESS
)
1346 ret
= i40e_aq_read_nvm(hw
, module
, offset
, sizeof(raw_mem
), &raw_mem
,
1348 i40e_release_nvm(hw
);
1349 if (ret
!= I40E_SUCCESS
)
1352 mem
= LE16_TO_CPU(raw_mem
);
1353 offset
= mem
+ word_offset
;
1356 ret
= i40e_acquire_nvm(hw
, I40E_RESOURCE_READ
);
1357 if (ret
!= I40E_SUCCESS
)
1360 ret
= i40e_aq_read_nvm(hw
, 0, address
+ offset
,
1361 sizeof(struct i40e_lldp_variables
), lldp_cfg
,
1363 i40e_release_nvm(hw
);
1370 * i40e_read_lldp_cfg - read LLDP Configuration data from NVM
1371 * @hw: pointer to the HW structure
1372 * @lldp_cfg: pointer to hold lldp configuration variables
1374 * Reads the LLDP configuration data from NVM
1376 enum i40e_status_code
i40e_read_lldp_cfg(struct i40e_hw
*hw
,
1377 struct i40e_lldp_variables
*lldp_cfg
)
1379 enum i40e_status_code ret
= I40E_SUCCESS
;
1383 return I40E_ERR_PARAM
;
1385 ret
= i40e_acquire_nvm(hw
, I40E_RESOURCE_READ
);
1386 if (ret
!= I40E_SUCCESS
)
1389 ret
= i40e_aq_read_nvm(hw
, I40E_SR_NVM_CONTROL_WORD
, 0, sizeof(mem
),
1391 i40e_release_nvm(hw
);
1392 if (ret
!= I40E_SUCCESS
)
1395 /* Read a bit that holds information whether we are running flat or
1396 * structured NVM image. Flat image has LLDP configuration in shadow
1397 * ram, so there is a need to pass different addresses for both cases.
1399 if (mem
& I40E_SR_NVM_MAP_STRUCTURE_TYPE
) {
1401 ret
= _i40e_read_lldp_cfg(hw
, lldp_cfg
, I40E_SR_EMP_MODULE_PTR
,
1402 I40E_SR_LLDP_CFG_PTR
);
1404 /* Good old structured NVM image */
1405 ret
= _i40e_read_lldp_cfg(hw
, lldp_cfg
, I40E_EMP_MODULE_PTR
,
1406 I40E_NVM_LLDP_CFG_PTR
);