2 * TI OMAP processors emulation.
4 * Copyright (C) 2007-2008 Nokia Corporation
5 * Written by Andrzej Zaborowski <andrew@openedhand.com>
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 or
10 * (at your option) version 3 of the License.
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 #include "qemu-timer.h"
27 #include "qemu-char.h"
30 #include "audio/audio.h"
33 struct omap_gp_timer_s
{
39 target_phys_addr_t base
;
42 struct omap_target_agent_s
*ta
;
48 int64_t ticks_per_sec
;
59 gpt_trigger_none
, gpt_trigger_overflow
, gpt_trigger_both
62 gpt_capture_none
, gpt_capture_rising
,
63 gpt_capture_falling
, gpt_capture_both
74 uint32_t capture_val
[2];
78 uint16_t writeh
; /* LSB */
79 uint16_t readh
; /* MSB */
82 #define GPT_TCAR_IT (1 << 2)
83 #define GPT_OVF_IT (1 << 1)
84 #define GPT_MAT_IT (1 << 0)
86 static inline void omap_gp_timer_intr(struct omap_gp_timer_s
*timer
, int it
)
88 if (timer
->it_ena
& it
) {
90 qemu_irq_raise(timer
->irq
);
93 /* Or are the status bits set even when masked?
94 * i.e. is masking applied before or after the status register? */
97 if (timer
->wu_ena
& it
)
98 qemu_irq_pulse(timer
->wkup
);
101 static inline void omap_gp_timer_out(struct omap_gp_timer_s
*timer
, int level
)
103 if (!timer
->inout
&& timer
->out_val
!= level
) {
104 timer
->out_val
= level
;
105 qemu_set_irq(timer
->out
, level
);
109 static inline uint32_t omap_gp_timer_read(struct omap_gp_timer_s
*timer
)
113 if (timer
->st
&& timer
->rate
) {
114 distance
= qemu_get_clock(vm_clock
) - timer
->time
;
115 distance
= muldiv64(distance
, timer
->rate
, timer
->ticks_per_sec
);
117 if (distance
>= 0xffffffff - timer
->val
)
120 return timer
->val
+ distance
;
125 static inline void omap_gp_timer_sync(struct omap_gp_timer_s
*timer
)
128 timer
->val
= omap_gp_timer_read(timer
);
129 timer
->time
= qemu_get_clock(vm_clock
);
133 static inline void omap_gp_timer_update(struct omap_gp_timer_s
*timer
)
135 int64_t expires
, matches
;
137 if (timer
->st
&& timer
->rate
) {
138 expires
= muldiv64(0x100000000ll
- timer
->val
,
139 timer
->ticks_per_sec
, timer
->rate
);
140 qemu_mod_timer(timer
->timer
, timer
->time
+ expires
);
142 if (timer
->ce
&& timer
->match_val
>= timer
->val
) {
143 matches
= muldiv64(timer
->match_val
- timer
->val
,
144 timer
->ticks_per_sec
, timer
->rate
);
145 qemu_mod_timer(timer
->match
, timer
->time
+ matches
);
147 qemu_del_timer(timer
->match
);
149 qemu_del_timer(timer
->timer
);
150 qemu_del_timer(timer
->match
);
151 omap_gp_timer_out(timer
, timer
->scpwm
);
155 static inline void omap_gp_timer_trigger(struct omap_gp_timer_s
*timer
)
158 /* TODO in overflow-and-match mode if the first event to
159 * occurs is the match, don't toggle. */
160 omap_gp_timer_out(timer
, !timer
->out_val
);
162 /* TODO inverted pulse on timer->out_val == 1? */
163 qemu_irq_pulse(timer
->out
);
166 static void omap_gp_timer_tick(void *opaque
)
168 struct omap_gp_timer_s
*timer
= (struct omap_gp_timer_s
*) opaque
;
174 timer
->val
= timer
->load_val
;
175 timer
->time
= qemu_get_clock(vm_clock
);
178 if (timer
->trigger
== gpt_trigger_overflow
||
179 timer
->trigger
== gpt_trigger_both
)
180 omap_gp_timer_trigger(timer
);
182 omap_gp_timer_intr(timer
, GPT_OVF_IT
);
183 omap_gp_timer_update(timer
);
186 static void omap_gp_timer_match(void *opaque
)
188 struct omap_gp_timer_s
*timer
= (struct omap_gp_timer_s
*) opaque
;
190 if (timer
->trigger
== gpt_trigger_both
)
191 omap_gp_timer_trigger(timer
);
193 omap_gp_timer_intr(timer
, GPT_MAT_IT
);
196 static void omap_gp_timer_input(void *opaque
, int line
, int on
)
198 struct omap_gp_timer_s
*s
= (struct omap_gp_timer_s
*) opaque
;
201 switch (s
->capture
) {
203 case gpt_capture_none
:
206 case gpt_capture_rising
:
207 trigger
= !s
->in_val
&& on
;
209 case gpt_capture_falling
:
210 trigger
= s
->in_val
&& !on
;
212 case gpt_capture_both
:
213 trigger
= (s
->in_val
== !on
);
218 if (s
->inout
&& trigger
&& s
->capt_num
< 2) {
219 s
->capture_val
[s
->capt_num
] = omap_gp_timer_read(s
);
221 if (s
->capt2
== s
->capt_num
++)
222 omap_gp_timer_intr(s
, GPT_TCAR_IT
);
226 static void omap_gp_timer_clk_update(void *opaque
, int line
, int on
)
228 struct omap_gp_timer_s
*timer
= (struct omap_gp_timer_s
*) opaque
;
230 omap_gp_timer_sync(timer
);
231 timer
->rate
= on
? omap_clk_getrate(timer
->clk
) : 0;
232 omap_gp_timer_update(timer
);
235 static void omap_gp_timer_clk_setup(struct omap_gp_timer_s
*timer
)
237 omap_clk_adduser(timer
->clk
,
238 qemu_allocate_irqs(omap_gp_timer_clk_update
, timer
, 1)[0]);
239 timer
->rate
= omap_clk_getrate(timer
->clk
);
242 static void omap_gp_timer_reset(struct omap_gp_timer_s
*s
)
252 s
->trigger
= gpt_trigger_none
;
253 s
->capture
= gpt_capture_none
;
262 s
->load_val
= 0x00000000;
263 s
->capture_val
[0] = 0x00000000;
264 s
->capture_val
[1] = 0x00000000;
265 s
->match_val
= 0x00000000;
266 omap_gp_timer_update(s
);
269 static uint32_t omap_gp_timer_readw(void *opaque
, target_phys_addr_t addr
)
271 struct omap_gp_timer_s
*s
= (struct omap_gp_timer_s
*) opaque
;
272 int offset
= addr
- s
->base
;
275 case 0x00: /* TIDR */
278 case 0x10: /* TIOCP_CFG */
281 case 0x14: /* TISTAT */
282 /* ??? When's this bit reset? */
283 return 1; /* RESETDONE */
285 case 0x18: /* TISR */
288 case 0x1c: /* TIER */
291 case 0x20: /* TWER */
294 case 0x24: /* TCLR */
295 return (s
->inout
<< 14) |
307 case 0x28: /* TCRR */
308 return omap_gp_timer_read(s
);
310 case 0x2c: /* TLDR */
313 case 0x30: /* TTGR */
316 case 0x34: /* TWPS */
317 return 0x00000000; /* No posted writes pending. */
319 case 0x38: /* TMAR */
322 case 0x3c: /* TCAR1 */
323 return s
->capture_val
[0];
325 case 0x40: /* TSICR */
326 return s
->posted
<< 2;
328 case 0x44: /* TCAR2 */
329 return s
->capture_val
[1];
336 static uint32_t omap_gp_timer_readh(void *opaque
, target_phys_addr_t addr
)
338 struct omap_gp_timer_s
*s
= (struct omap_gp_timer_s
*) opaque
;
344 ret
= omap_gp_timer_readw(opaque
, addr
);
345 s
->readh
= ret
>> 16;
350 static CPUReadMemoryFunc
*omap_gp_timer_readfn
[] = {
351 omap_badwidth_read32
,
356 static void omap_gp_timer_write(void *opaque
, target_phys_addr_t addr
,
359 struct omap_gp_timer_s
*s
= (struct omap_gp_timer_s
*) opaque
;
360 int offset
= addr
- s
->base
;
363 case 0x00: /* TIDR */
364 case 0x14: /* TISTAT */
365 case 0x34: /* TWPS */
366 case 0x3c: /* TCAR1 */
367 case 0x44: /* TCAR2 */
371 case 0x10: /* TIOCP_CFG */
372 s
->config
= value
& 0x33d;
373 if (((value
>> 3) & 3) == 3) /* IDLEMODE */
374 fprintf(stderr
, "%s: illegal IDLEMODE value in TIOCP_CFG\n",
376 if (value
& 2) /* SOFTRESET */
377 omap_gp_timer_reset(s
);
380 case 0x18: /* TISR */
381 if (value
& GPT_TCAR_IT
)
383 if (s
->status
&& !(s
->status
&= ~value
))
384 qemu_irq_lower(s
->irq
);
387 case 0x1c: /* TIER */
388 s
->it_ena
= value
& 7;
391 case 0x20: /* TWER */
392 s
->wu_ena
= value
& 7;
395 case 0x24: /* TCLR */
396 omap_gp_timer_sync(s
);
397 s
->inout
= (value
>> 14) & 1;
398 s
->capt2
= (value
>> 13) & 1;
399 s
->pt
= (value
>> 12) & 1;
400 s
->trigger
= (value
>> 10) & 3;
401 if (s
->capture
== gpt_capture_none
&&
402 ((value
>> 8) & 3) != gpt_capture_none
)
404 s
->capture
= (value
>> 8) & 3;
405 s
->scpwm
= (value
>> 7) & 1;
406 s
->ce
= (value
>> 6) & 1;
407 s
->pre
= (value
>> 5) & 1;
408 s
->ptv
= (value
>> 2) & 7;
409 s
->ar
= (value
>> 1) & 1;
410 s
->st
= (value
>> 0) & 1;
411 if (s
->inout
&& s
->trigger
!= gpt_trigger_none
)
412 fprintf(stderr
, "%s: GP timer pin must be an output "
413 "for this trigger mode\n", __FUNCTION__
);
414 if (!s
->inout
&& s
->capture
!= gpt_capture_none
)
415 fprintf(stderr
, "%s: GP timer pin must be an input "
416 "for this capture mode\n", __FUNCTION__
);
417 if (s
->trigger
== gpt_trigger_none
)
418 omap_gp_timer_out(s
, s
->scpwm
);
419 /* TODO: make sure this doesn't overflow 32-bits */
420 s
->ticks_per_sec
= ticks_per_sec
<< (s
->pre
? s
->ptv
+ 1 : 0);
421 omap_gp_timer_update(s
);
424 case 0x28: /* TCRR */
425 s
->time
= qemu_get_clock(vm_clock
);
427 omap_gp_timer_update(s
);
430 case 0x2c: /* TLDR */
434 case 0x30: /* TTGR */
435 s
->time
= qemu_get_clock(vm_clock
);
436 s
->val
= s
->load_val
;
437 omap_gp_timer_update(s
);
440 case 0x38: /* TMAR */
441 omap_gp_timer_sync(s
);
442 s
->match_val
= value
;
443 omap_gp_timer_update(s
);
446 case 0x40: /* TSICR */
447 s
->posted
= (value
>> 2) & 1;
448 if (value
& 2) /* How much exactly are we supposed to reset? */
449 omap_gp_timer_reset(s
);
457 static void omap_gp_timer_writeh(void *opaque
, target_phys_addr_t addr
,
460 struct omap_gp_timer_s
*s
= (struct omap_gp_timer_s
*) opaque
;
463 return omap_gp_timer_write(opaque
, addr
, (value
<< 16) | s
->writeh
);
465 s
->writeh
= (uint16_t) value
;
468 static CPUWriteMemoryFunc
*omap_gp_timer_writefn
[] = {
469 omap_badwidth_write32
,
470 omap_gp_timer_writeh
,
474 struct omap_gp_timer_s
*omap_gp_timer_init(struct omap_target_agent_s
*ta
,
475 qemu_irq irq
, omap_clk fclk
, omap_clk iclk
)
478 struct omap_gp_timer_s
*s
= (struct omap_gp_timer_s
*)
479 qemu_mallocz(sizeof(struct omap_gp_timer_s
));
484 s
->timer
= qemu_new_timer(vm_clock
, omap_gp_timer_tick
, s
);
485 s
->match
= qemu_new_timer(vm_clock
, omap_gp_timer_match
, s
);
486 s
->in
= qemu_allocate_irqs(omap_gp_timer_input
, s
, 1)[0];
487 omap_gp_timer_reset(s
);
488 omap_gp_timer_clk_setup(s
);
490 iomemtype
= l4_register_io_memory(0, omap_gp_timer_readfn
,
491 omap_gp_timer_writefn
, s
);
492 s
->base
= omap_l4_attach(ta
, 0, iomemtype
);
497 /* 32-kHz Sync Timer of the OMAP2 */
498 static uint32_t omap_synctimer_read(struct omap_synctimer_s
*s
) {
499 return muldiv64(qemu_get_clock(vm_clock
), 0x8000, ticks_per_sec
);
502 static void omap_synctimer_reset(struct omap_synctimer_s
*s
)
504 s
->val
= omap_synctimer_read(s
);
507 static uint32_t omap_synctimer_readw(void *opaque
, target_phys_addr_t addr
)
509 struct omap_synctimer_s
*s
= (struct omap_synctimer_s
*) opaque
;
510 int offset
= addr
- s
->base
;
513 case 0x00: /* 32KSYNCNT_REV */
517 return omap_synctimer_read(s
) - s
->val
;
524 static uint32_t omap_synctimer_readh(void *opaque
, target_phys_addr_t addr
)
526 struct omap_synctimer_s
*s
= (struct omap_synctimer_s
*) opaque
;
532 ret
= omap_synctimer_readw(opaque
, addr
);
533 s
->readh
= ret
>> 16;
538 static CPUReadMemoryFunc
*omap_synctimer_readfn
[] = {
539 omap_badwidth_read32
,
540 omap_synctimer_readh
,
541 omap_synctimer_readw
,
544 static void omap_synctimer_write(void *opaque
, target_phys_addr_t addr
,
550 static CPUWriteMemoryFunc
*omap_synctimer_writefn
[] = {
551 omap_badwidth_write32
,
552 omap_synctimer_write
,
553 omap_synctimer_write
,
556 void omap_synctimer_init(struct omap_target_agent_s
*ta
,
557 struct omap_mpu_state_s
*mpu
, omap_clk fclk
, omap_clk iclk
)
559 struct omap_synctimer_s
*s
= &mpu
->synctimer
;
561 omap_synctimer_reset(s
);
562 s
->base
= omap_l4_attach(ta
, 0, l4_register_io_memory(0,
563 omap_synctimer_readfn
, omap_synctimer_writefn
, s
));
566 /* General-Purpose Interface of OMAP2 */
567 struct omap2_gpio_s
{
568 target_phys_addr_t base
;
572 qemu_irq handler
[32];
587 static inline void omap_gpio_module_int_update(struct omap2_gpio_s
*s
,
590 qemu_set_irq(s
->irq
[line
], s
->ints
[line
] & s
->mask
[line
]);
593 static void omap_gpio_module_wake(struct omap2_gpio_s
*s
, int line
)
595 if (!(s
->config
[0] & (1 << 2))) /* ENAWAKEUP */
597 if (!(s
->config
[0] & (3 << 3))) /* Force Idle */
599 if (!(s
->wumask
& (1 << line
)))
602 qemu_irq_raise(s
->wkup
);
605 static inline void omap_gpio_module_out_update(struct omap2_gpio_s
*s
,
612 while ((ln
= ffs(diff
))) {
614 qemu_set_irq(s
->handler
[ln
], (s
->outputs
>> ln
) & 1);
619 static void omap_gpio_module_level_update(struct omap2_gpio_s
*s
, int line
)
621 s
->ints
[line
] |= s
->dir
&
622 ((s
->inputs
& s
->level
[1]) | (~s
->inputs
& s
->level
[0]));
623 omap_gpio_module_int_update(s
, line
);
626 static inline void omap_gpio_module_int(struct omap2_gpio_s
*s
, int line
)
628 s
->ints
[0] |= 1 << line
;
629 omap_gpio_module_int_update(s
, 0);
630 s
->ints
[1] |= 1 << line
;
631 omap_gpio_module_int_update(s
, 1);
632 omap_gpio_module_wake(s
, line
);
635 static void omap_gpio_module_set(void *opaque
, int line
, int level
)
637 struct omap2_gpio_s
*s
= (struct omap2_gpio_s
*) opaque
;
640 if (s
->dir
& (1 << line
) & ((~s
->inputs
& s
->edge
[0]) | s
->level
[1]))
641 omap_gpio_module_int(s
, line
);
642 s
->inputs
|= 1 << line
;
644 if (s
->dir
& (1 << line
) & ((s
->inputs
& s
->edge
[1]) | s
->level
[0]))
645 omap_gpio_module_int(s
, line
);
646 s
->inputs
&= ~(1 << line
);
650 static void omap_gpio_module_reset(struct omap2_gpio_s
*s
)
668 static uint32_t omap_gpio_module_read(void *opaque
, target_phys_addr_t addr
)
670 struct omap2_gpio_s
*s
= (struct omap2_gpio_s
*) opaque
;
671 int offset
= addr
- s
->base
;
674 case 0x00: /* GPIO_REVISION */
677 case 0x10: /* GPIO_SYSCONFIG */
680 case 0x14: /* GPIO_SYSSTATUS */
683 case 0x18: /* GPIO_IRQSTATUS1 */
686 case 0x1c: /* GPIO_IRQENABLE1 */
687 case 0x60: /* GPIO_CLEARIRQENABLE1 */
688 case 0x64: /* GPIO_SETIRQENABLE1 */
691 case 0x20: /* GPIO_WAKEUPENABLE */
692 case 0x80: /* GPIO_CLEARWKUENA */
693 case 0x84: /* GPIO_SETWKUENA */
696 case 0x28: /* GPIO_IRQSTATUS2 */
699 case 0x2c: /* GPIO_IRQENABLE2 */
700 case 0x70: /* GPIO_CLEARIRQENABLE2 */
701 case 0x74: /* GPIO_SETIREQNEABLE2 */
704 case 0x30: /* GPIO_CTRL */
707 case 0x34: /* GPIO_OE */
710 case 0x38: /* GPIO_DATAIN */
713 case 0x3c: /* GPIO_DATAOUT */
714 case 0x90: /* GPIO_CLEARDATAOUT */
715 case 0x94: /* GPIO_SETDATAOUT */
718 case 0x40: /* GPIO_LEVELDETECT0 */
721 case 0x44: /* GPIO_LEVELDETECT1 */
724 case 0x48: /* GPIO_RISINGDETECT */
727 case 0x4c: /* GPIO_FALLINGDETECT */
730 case 0x50: /* GPIO_DEBOUNCENABLE */
733 case 0x54: /* GPIO_DEBOUNCINGTIME */
741 static void omap_gpio_module_write(void *opaque
, target_phys_addr_t addr
,
744 struct omap2_gpio_s
*s
= (struct omap2_gpio_s
*) opaque
;
745 int offset
= addr
- s
->base
;
750 case 0x00: /* GPIO_REVISION */
751 case 0x14: /* GPIO_SYSSTATUS */
752 case 0x38: /* GPIO_DATAIN */
756 case 0x10: /* GPIO_SYSCONFIG */
757 if (((value
>> 3) & 3) == 3)
758 fprintf(stderr
, "%s: bad IDLEMODE value\n", __FUNCTION__
);
760 omap_gpio_module_reset(s
);
761 s
->config
[0] = value
& 0x1d;
764 case 0x18: /* GPIO_IRQSTATUS1 */
765 if (s
->ints
[0] & value
) {
766 s
->ints
[0] &= ~value
;
767 omap_gpio_module_level_update(s
, 0);
771 case 0x1c: /* GPIO_IRQENABLE1 */
773 omap_gpio_module_int_update(s
, 0);
776 case 0x20: /* GPIO_WAKEUPENABLE */
780 case 0x28: /* GPIO_IRQSTATUS2 */
781 if (s
->ints
[1] & value
) {
782 s
->ints
[1] &= ~value
;
783 omap_gpio_module_level_update(s
, 1);
787 case 0x2c: /* GPIO_IRQENABLE2 */
789 omap_gpio_module_int_update(s
, 1);
792 case 0x30: /* GPIO_CTRL */
793 s
->config
[1] = value
& 7;
796 case 0x34: /* GPIO_OE */
797 diff
= s
->outputs
& (s
->dir
^ value
);
800 value
= s
->outputs
& ~s
->dir
;
801 while ((ln
= ffs(diff
))) {
802 diff
&= ~(1 <<-- ln
);
803 qemu_set_irq(s
->handler
[ln
], (value
>> ln
) & 1);
806 omap_gpio_module_level_update(s
, 0);
807 omap_gpio_module_level_update(s
, 1);
810 case 0x3c: /* GPIO_DATAOUT */
811 omap_gpio_module_out_update(s
, s
->outputs
^ value
);
814 case 0x40: /* GPIO_LEVELDETECT0 */
816 omap_gpio_module_level_update(s
, 0);
817 omap_gpio_module_level_update(s
, 1);
820 case 0x44: /* GPIO_LEVELDETECT1 */
822 omap_gpio_module_level_update(s
, 0);
823 omap_gpio_module_level_update(s
, 1);
826 case 0x48: /* GPIO_RISINGDETECT */
830 case 0x4c: /* GPIO_FALLINGDETECT */
834 case 0x50: /* GPIO_DEBOUNCENABLE */
838 case 0x54: /* GPIO_DEBOUNCINGTIME */
842 case 0x60: /* GPIO_CLEARIRQENABLE1 */
843 s
->mask
[0] &= ~value
;
844 omap_gpio_module_int_update(s
, 0);
847 case 0x64: /* GPIO_SETIRQENABLE1 */
849 omap_gpio_module_int_update(s
, 0);
852 case 0x70: /* GPIO_CLEARIRQENABLE2 */
853 s
->mask
[1] &= ~value
;
854 omap_gpio_module_int_update(s
, 1);
857 case 0x74: /* GPIO_SETIREQNEABLE2 */
859 omap_gpio_module_int_update(s
, 1);
862 case 0x80: /* GPIO_CLEARWKUENA */
866 case 0x84: /* GPIO_SETWKUENA */
870 case 0x90: /* GPIO_CLEARDATAOUT */
871 omap_gpio_module_out_update(s
, s
->outputs
& value
);
874 case 0x94: /* GPIO_SETDATAOUT */
875 omap_gpio_module_out_update(s
, ~s
->outputs
& value
);
884 static uint32_t omap_gpio_module_readp(void *opaque
, target_phys_addr_t addr
)
886 return omap_gpio_module_readp(opaque
, addr
) >> ((addr
& 3) << 3);
889 static void omap_gpio_module_writep(void *opaque
, target_phys_addr_t addr
,
892 struct omap2_gpio_s
*s
= (struct omap2_gpio_s
*) opaque
;
893 int offset
= addr
- s
->base
;
895 uint32_t mask
= 0xffff;
897 switch (offset
& ~3) {
898 case 0x00: /* GPIO_REVISION */
899 case 0x14: /* GPIO_SYSSTATUS */
900 case 0x38: /* GPIO_DATAIN */
904 case 0x10: /* GPIO_SYSCONFIG */
905 case 0x1c: /* GPIO_IRQENABLE1 */
906 case 0x20: /* GPIO_WAKEUPENABLE */
907 case 0x2c: /* GPIO_IRQENABLE2 */
908 case 0x30: /* GPIO_CTRL */
909 case 0x34: /* GPIO_OE */
910 case 0x3c: /* GPIO_DATAOUT */
911 case 0x40: /* GPIO_LEVELDETECT0 */
912 case 0x44: /* GPIO_LEVELDETECT1 */
913 case 0x48: /* GPIO_RISINGDETECT */
914 case 0x4c: /* GPIO_FALLINGDETECT */
915 case 0x50: /* GPIO_DEBOUNCENABLE */
916 case 0x54: /* GPIO_DEBOUNCINGTIME */
917 cur
= omap_gpio_module_read(opaque
, addr
& ~3) &
918 ~(mask
<< ((addr
& 3) << 3));
921 case 0x18: /* GPIO_IRQSTATUS1 */
922 case 0x28: /* GPIO_IRQSTATUS2 */
923 case 0x60: /* GPIO_CLEARIRQENABLE1 */
924 case 0x64: /* GPIO_SETIRQENABLE1 */
925 case 0x70: /* GPIO_CLEARIRQENABLE2 */
926 case 0x74: /* GPIO_SETIREQNEABLE2 */
927 case 0x80: /* GPIO_CLEARWKUENA */
928 case 0x84: /* GPIO_SETWKUENA */
929 case 0x90: /* GPIO_CLEARDATAOUT */
930 case 0x94: /* GPIO_SETDATAOUT */
931 value
<<= (addr
& 3) << 3;
932 omap_gpio_module_write(opaque
, addr
, cur
| value
);
941 static CPUReadMemoryFunc
*omap_gpio_module_readfn
[] = {
942 omap_gpio_module_readp
,
943 omap_gpio_module_readp
,
944 omap_gpio_module_read
,
947 static CPUWriteMemoryFunc
*omap_gpio_module_writefn
[] = {
948 omap_gpio_module_writep
,
949 omap_gpio_module_writep
,
950 omap_gpio_module_write
,
953 static void omap_gpio_module_init(struct omap2_gpio_s
*s
,
954 struct omap_target_agent_s
*ta
, int region
,
955 qemu_irq mpu
, qemu_irq dsp
, qemu_irq wkup
,
956 omap_clk fclk
, omap_clk iclk
)
963 s
->in
= qemu_allocate_irqs(omap_gpio_module_set
, s
, 32);
965 iomemtype
= l4_register_io_memory(0, omap_gpio_module_readfn
,
966 omap_gpio_module_writefn
, s
);
967 s
->base
= omap_l4_attach(ta
, region
, iomemtype
);
971 struct omap2_gpio_s module
[5];
974 target_phys_addr_t topbase
;
979 static void omap_gpif_reset(struct omap_gpif_s
*s
)
983 for (i
= 0; i
< s
->modules
; i
++)
984 omap_gpio_module_reset(s
->module
+ i
);
990 static uint32_t omap_gpif_top_read(void *opaque
, target_phys_addr_t addr
)
992 struct omap_gpif_s
*s
= (struct omap_gpif_s
*) opaque
;
993 int offset
= addr
- s
->topbase
;
996 case 0x00: /* IPGENERICOCPSPL_REVISION */
999 case 0x10: /* IPGENERICOCPSPL_SYSCONFIG */
1002 case 0x14: /* IPGENERICOCPSPL_SYSSTATUS */
1005 case 0x18: /* IPGENERICOCPSPL_IRQSTATUS */
1008 case 0x40: /* IPGENERICOCPSPL_GPO */
1011 case 0x50: /* IPGENERICOCPSPL_GPI */
1019 static void omap_gpif_top_write(void *opaque
, target_phys_addr_t addr
,
1022 struct omap_gpif_s
*s
= (struct omap_gpif_s
*) opaque
;
1023 int offset
= addr
- s
->topbase
;
1026 case 0x00: /* IPGENERICOCPSPL_REVISION */
1027 case 0x14: /* IPGENERICOCPSPL_SYSSTATUS */
1028 case 0x18: /* IPGENERICOCPSPL_IRQSTATUS */
1029 case 0x50: /* IPGENERICOCPSPL_GPI */
1033 case 0x10: /* IPGENERICOCPSPL_SYSCONFIG */
1034 if (value
& (1 << 1)) /* SOFTRESET */
1036 s
->autoidle
= value
& 1;
1039 case 0x40: /* IPGENERICOCPSPL_GPO */
1049 static CPUReadMemoryFunc
*omap_gpif_top_readfn
[] = {
1055 static CPUWriteMemoryFunc
*omap_gpif_top_writefn
[] = {
1056 omap_gpif_top_write
,
1057 omap_gpif_top_write
,
1058 omap_gpif_top_write
,
1061 struct omap_gpif_s
*omap2_gpio_init(struct omap_target_agent_s
*ta
,
1062 qemu_irq
*irq
, omap_clk
*fclk
, omap_clk iclk
, int modules
)
1065 struct omap_gpif_s
*s
= (struct omap_gpif_s
*)
1066 qemu_mallocz(sizeof(struct omap_gpif_s
));
1067 int region
[4] = { 0, 2, 4, 5 };
1069 s
->modules
= modules
;
1070 for (i
= 0; i
< modules
; i
++)
1071 omap_gpio_module_init(s
->module
+ i
, ta
, region
[i
],
1072 irq
[i
], 0, 0, fclk
[i
], iclk
);
1076 iomemtype
= l4_register_io_memory(0, omap_gpif_top_readfn
,
1077 omap_gpif_top_writefn
, s
);
1078 s
->topbase
= omap_l4_attach(ta
, 1, iomemtype
);
1083 qemu_irq
*omap2_gpio_in_get(struct omap_gpif_s
*s
, int start
)
1085 if (start
>= s
->modules
* 32 || start
< 0)
1086 cpu_abort(cpu_single_env
, "%s: No GPIO line %i\n",
1087 __FUNCTION__
, start
);
1088 return s
->module
[start
>> 5].in
+ (start
& 31);
1091 void omap2_gpio_out_set(struct omap_gpif_s
*s
, int line
, qemu_irq handler
)
1093 if (line
>= s
->modules
* 32 || line
< 0)
1094 cpu_abort(cpu_single_env
, "%s: No GPIO line %i\n", __FUNCTION__
, line
);
1095 s
->module
[line
>> 5].handler
[line
& 31] = handler
;
1098 /* Multichannel SPI */
1099 struct omap_mcspi_s
{
1100 target_phys_addr_t base
;
1111 struct omap_mcspi_ch_s
{
1114 uint32_t (*txrx
)(void *opaque
, uint32_t, int);
1126 static inline void omap_mcspi_interrupt_update(struct omap_mcspi_s
*s
)
1128 qemu_set_irq(s
->irq
, s
->irqst
& s
->irqen
);
1131 static inline void omap_mcspi_dmarequest_update(struct omap_mcspi_ch_s
*ch
)
1133 qemu_set_irq(ch
->txdrq
,
1134 (ch
->control
& 1) && /* EN */
1135 (ch
->config
& (1 << 14)) && /* DMAW */
1136 (ch
->status
& (1 << 1)) && /* TXS */
1137 ((ch
->config
>> 12) & 3) != 1); /* TRM */
1138 qemu_set_irq(ch
->rxdrq
,
1139 (ch
->control
& 1) && /* EN */
1140 (ch
->config
& (1 << 15)) && /* DMAW */
1141 (ch
->status
& (1 << 0)) && /* RXS */
1142 ((ch
->config
>> 12) & 3) != 2); /* TRM */
1145 static void omap_mcspi_transfer_run(struct omap_mcspi_s
*s
, int chnum
)
1147 struct omap_mcspi_ch_s
*ch
= s
->ch
+ chnum
;
1149 if (!(ch
->control
& 1)) /* EN */
1151 if ((ch
->status
& (1 << 0)) && /* RXS */
1152 ((ch
->config
>> 12) & 3) != 2 && /* TRM */
1153 !(ch
->config
& (1 << 19))) /* TURBO */
1155 if ((ch
->status
& (1 << 1)) && /* TXS */
1156 ((ch
->config
>> 12) & 3) != 1) /* TRM */
1159 if (!(s
->control
& 1) || /* SINGLE */
1160 (ch
->config
& (1 << 20))) { /* FORCE */
1162 ch
->rx
= ch
->txrx(ch
->opaque
, ch
->tx
, /* WL */
1163 1 + (0x1f & (ch
->config
>> 7)));
1167 ch
->status
|= 1 << 2; /* EOT */
1168 ch
->status
|= 1 << 1; /* TXS */
1169 if (((ch
->config
>> 12) & 3) != 2) /* TRM */
1170 ch
->status
|= 1 << 0; /* RXS */
1173 if ((ch
->status
& (1 << 0)) && /* RXS */
1174 ((ch
->config
>> 12) & 3) != 2 && /* TRM */
1175 !(ch
->config
& (1 << 19))) /* TURBO */
1176 s
->irqst
|= 1 << (2 + 4 * chnum
); /* RX_FULL */
1177 if ((ch
->status
& (1 << 1)) && /* TXS */
1178 ((ch
->config
>> 12) & 3) != 1) /* TRM */
1179 s
->irqst
|= 1 << (0 + 4 * chnum
); /* TX_EMPTY */
1180 omap_mcspi_interrupt_update(s
);
1181 omap_mcspi_dmarequest_update(ch
);
1184 static void omap_mcspi_reset(struct omap_mcspi_s
*s
)
1195 for (ch
= 0; ch
< 4; ch
++) {
1196 s
->ch
[ch
].config
= 0x060000;
1197 s
->ch
[ch
].status
= 2; /* TXS */
1198 s
->ch
[ch
].control
= 0;
1200 omap_mcspi_dmarequest_update(s
->ch
+ ch
);
1203 omap_mcspi_interrupt_update(s
);
1206 static uint32_t omap_mcspi_read(void *opaque
, target_phys_addr_t addr
)
1208 struct omap_mcspi_s
*s
= (struct omap_mcspi_s
*) opaque
;
1209 int offset
= addr
- s
->base
;
1214 case 0x00: /* MCSPI_REVISION */
1217 case 0x10: /* MCSPI_SYSCONFIG */
1218 return s
->sysconfig
;
1220 case 0x14: /* MCSPI_SYSSTATUS */
1221 return 1; /* RESETDONE */
1223 case 0x18: /* MCSPI_IRQSTATUS */
1226 case 0x1c: /* MCSPI_IRQENABLE */
1229 case 0x20: /* MCSPI_WAKEUPENABLE */
1232 case 0x24: /* MCSPI_SYST */
1235 case 0x28: /* MCSPI_MODULCTRL */
1241 case 0x2c: /* MCSPI_CHCONF */
1242 return s
->ch
[ch
].config
;
1247 case 0x30: /* MCSPI_CHSTAT */
1248 return s
->ch
[ch
].status
;
1253 case 0x34: /* MCSPI_CHCTRL */
1254 return s
->ch
[ch
].control
;
1259 case 0x38: /* MCSPI_TX */
1260 return s
->ch
[ch
].tx
;
1265 case 0x3c: /* MCSPI_RX */
1266 s
->ch
[ch
].status
&= ~(1 << 0); /* RXS */
1268 omap_mcspi_transfer_run(s
, ch
);
1276 static void omap_mcspi_write(void *opaque
, target_phys_addr_t addr
,
1279 struct omap_mcspi_s
*s
= (struct omap_mcspi_s
*) opaque
;
1280 int offset
= addr
- s
->base
;
1284 case 0x00: /* MCSPI_REVISION */
1285 case 0x14: /* MCSPI_SYSSTATUS */
1286 case 0x30: /* MCSPI_CHSTAT0 */
1287 case 0x3c: /* MCSPI_RX0 */
1288 case 0x44: /* MCSPI_CHSTAT1 */
1289 case 0x50: /* MCSPI_RX1 */
1290 case 0x58: /* MCSPI_CHSTAT2 */
1291 case 0x64: /* MCSPI_RX2 */
1292 case 0x6c: /* MCSPI_CHSTAT3 */
1293 case 0x78: /* MCSPI_RX3 */
1297 case 0x10: /* MCSPI_SYSCONFIG */
1298 if (value
& (1 << 1)) /* SOFTRESET */
1299 omap_mcspi_reset(s
);
1300 s
->sysconfig
= value
& 0x31d;
1303 case 0x18: /* MCSPI_IRQSTATUS */
1304 if (!((s
->control
& (1 << 3)) && (s
->systest
& (1 << 11)))) {
1306 omap_mcspi_interrupt_update(s
);
1310 case 0x1c: /* MCSPI_IRQENABLE */
1311 s
->irqen
= value
& 0x1777f;
1312 omap_mcspi_interrupt_update(s
);
1315 case 0x20: /* MCSPI_WAKEUPENABLE */
1316 s
->wken
= value
& 1;
1319 case 0x24: /* MCSPI_SYST */
1320 if (s
->control
& (1 << 3)) /* SYSTEM_TEST */
1321 if (value
& (1 << 11)) { /* SSB */
1322 s
->irqst
|= 0x1777f;
1323 omap_mcspi_interrupt_update(s
);
1325 s
->systest
= value
& 0xfff;
1328 case 0x28: /* MCSPI_MODULCTRL */
1329 if (value
& (1 << 3)) /* SYSTEM_TEST */
1330 if (s
->systest
& (1 << 11)) { /* SSB */
1331 s
->irqst
|= 0x1777f;
1332 omap_mcspi_interrupt_update(s
);
1334 s
->control
= value
& 0xf;
1340 case 0x2c: /* MCSPI_CHCONF */
1341 if ((value
^ s
->ch
[ch
].config
) & (3 << 14)) /* DMAR | DMAW */
1342 omap_mcspi_dmarequest_update(s
->ch
+ ch
);
1343 if (((value
>> 12) & 3) == 3) /* TRM */
1344 fprintf(stderr
, "%s: invalid TRM value (3)\n", __FUNCTION__
);
1345 if (((value
>> 7) & 0x1f) < 3) /* WL */
1346 fprintf(stderr
, "%s: invalid WL value (%i)\n",
1347 __FUNCTION__
, (value
>> 7) & 0x1f);
1348 s
->ch
[ch
].config
= value
& 0x7fffff;
1354 case 0x34: /* MCSPI_CHCTRL */
1355 if (value
& ~s
->ch
[ch
].control
& 1) { /* EN */
1356 s
->ch
[ch
].control
|= 1;
1357 omap_mcspi_transfer_run(s
, ch
);
1359 s
->ch
[ch
].control
= value
& 1;
1365 case 0x38: /* MCSPI_TX */
1366 s
->ch
[ch
].tx
= value
;
1367 s
->ch
[ch
].status
&= ~(1 << 1); /* TXS */
1368 omap_mcspi_transfer_run(s
, ch
);
1377 static CPUReadMemoryFunc
*omap_mcspi_readfn
[] = {
1378 omap_badwidth_read32
,
1379 omap_badwidth_read32
,
1383 static CPUWriteMemoryFunc
*omap_mcspi_writefn
[] = {
1384 omap_badwidth_write32
,
1385 omap_badwidth_write32
,
1389 struct omap_mcspi_s
*omap_mcspi_init(struct omap_target_agent_s
*ta
, int chnum
,
1390 qemu_irq irq
, qemu_irq
*drq
, omap_clk fclk
, omap_clk iclk
)
1393 struct omap_mcspi_s
*s
= (struct omap_mcspi_s
*)
1394 qemu_mallocz(sizeof(struct omap_mcspi_s
));
1395 struct omap_mcspi_ch_s
*ch
= s
->ch
;
1400 ch
->txdrq
= *drq
++;
1401 ch
->rxdrq
= *drq
++;
1404 omap_mcspi_reset(s
);
1406 iomemtype
= l4_register_io_memory(0, omap_mcspi_readfn
,
1407 omap_mcspi_writefn
, s
);
1408 s
->base
= omap_l4_attach(ta
, 0, iomemtype
);
1413 void omap_mcspi_attach(struct omap_mcspi_s
*s
,
1414 uint32_t (*txrx
)(void *opaque
, uint32_t, int), void *opaque
,
1417 if (chipselect
< 0 || chipselect
>= s
->chnum
)
1418 cpu_abort(cpu_single_env
, "%s: Bad chipselect %i\n",
1419 __FUNCTION__
, chipselect
);
1421 s
->ch
[chipselect
].txrx
= txrx
;
1422 s
->ch
[chipselect
].opaque
= opaque
;
1425 /* Enhanced Audio Controller (CODEC only) */
1427 target_phys_addr_t base
;
1445 uint32_t (*txrx
)(void *opaque
, uint32_t, int);
1448 #define EAC_BUF_LEN 1024
1449 uint32_t rxbuf
[EAC_BUF_LEN
];
1452 uint32_t txbuf
[EAC_BUF_LEN
];
1461 /* These need to be moved to the actual codec */
1463 SWVoiceIn
*in_voice
;
1464 SWVoiceOut
*out_voice
;
1474 static inline void omap_eac_interrupt_update(struct omap_eac_s
*s
)
1476 qemu_set_irq(s
->irq
, (s
->codec
.config
[1] >> 14) & 1); /* AURDI */
1479 static inline void omap_eac_in_dmarequest_update(struct omap_eac_s
*s
)
1481 qemu_set_irq(s
->codec
.rxdrq
, s
->codec
.rxavail
+ s
->codec
.rxlen
&&
1482 ((s
->codec
.config
[1] >> 12) & 1)); /* DMAREN */
1485 static inline void omap_eac_out_dmarequest_update(struct omap_eac_s
*s
)
1487 qemu_set_irq(s
->codec
.txdrq
, s
->codec
.txlen
< s
->codec
.txavail
&&
1488 ((s
->codec
.config
[1] >> 11) & 1)); /* DMAWEN */
1491 static inline void omap_eac_in_refill(struct omap_eac_s
*s
)
1493 int left
, start
= 0;
1495 s
->codec
.rxlen
= MIN(s
->codec
.rxavail
, EAC_BUF_LEN
);
1496 s
->codec
.rxavail
-= s
->codec
.rxlen
;
1498 for (left
= s
->codec
.rxlen
<< 2; left
; start
= (EAC_BUF_LEN
<< 2) - left
)
1499 left
-= AUD_read(s
->codec
.in_voice
,
1500 (uint8_t *) s
->codec
.rxbuf
+ start
, left
);
1503 static inline void omap_eac_out_empty(struct omap_eac_s
*s
)
1505 int left
, start
= 0;
1507 for (left
= s
->codec
.txlen
<< 2; left
; start
= (s
->codec
.txlen
<< 2) - left
)
1508 left
-= AUD_write(s
->codec
.out_voice
,
1509 (uint8_t *) s
->codec
.txbuf
+ start
, left
);
1511 s
->codec
.txavail
-= s
->codec
.txlen
;
1515 static void omap_eac_in_cb(void *opaque
, int avail_b
)
1517 struct omap_eac_s
*s
= (struct omap_eac_s
*) opaque
;
1519 s
->codec
.rxavail
= avail_b
>> 2;
1520 omap_eac_in_dmarequest_update(s
);
1521 /* TODO: possibly discard current buffer if overrun */
1524 static void omap_eac_out_cb(void *opaque
, int free_b
)
1526 struct omap_eac_s
*s
= (struct omap_eac_s
*) opaque
;
1528 s
->codec
.txavail
= free_b
>> 2;
1529 if (s
->codec
.txlen
> s
->codec
.txavail
)
1530 s
->codec
.txlen
= s
->codec
.txavail
;
1531 omap_eac_out_empty(s
);
1532 omap_eac_out_dmarequest_update(s
);
1535 static void omap_eac_enable_update(struct omap_eac_s
*s
)
1537 s
->codec
.enable
= !(s
->codec
.config
[1] & 1) && /* EACPWD */
1538 (s
->codec
.config
[1] & 2) && /* AUDEN */
1542 static const int omap_eac_fsint
[4] = {
1549 static const int omap_eac_fsint2
[8] = {
1558 static const int omap_eac_fsint3
[16] = {
1567 0, 0, 0, 0, 0, 0, 0, 0,
1570 static void omap_eac_rate_update(struct omap_eac_s
*s
)
1574 fsint
[2] = (s
->codec
.config
[3] >> 9) & 0xf;
1575 fsint
[1] = (s
->codec
.config
[2] >> 0) & 0x7;
1576 fsint
[0] = (s
->codec
.config
[0] >> 6) & 0x3;
1578 s
->codec
.rate
= omap_eac_fsint3
[fsint
[2]];
1579 else if (fsint
[1] < 0x7)
1580 s
->codec
.rate
= omap_eac_fsint2
[fsint
[1]];
1582 s
->codec
.rate
= omap_eac_fsint
[fsint
[0]];
1585 static void omap_eac_volume_update(struct omap_eac_s
*s
)
1590 static void omap_eac_format_update(struct omap_eac_s
*s
)
1594 omap_eac_out_empty(s
);
1596 if (s
->codec
.in_voice
) {
1597 AUD_set_active_in(s
->codec
.in_voice
, 0);
1598 AUD_close_in(&s
->codec
.card
, s
->codec
.in_voice
);
1599 s
->codec
.in_voice
= 0;
1601 if (s
->codec
.out_voice
) {
1602 AUD_set_active_out(s
->codec
.out_voice
, 0);
1603 AUD_close_out(&s
->codec
.card
, s
->codec
.out_voice
);
1604 s
->codec
.out_voice
= 0;
1607 omap_eac_enable_update(s
);
1608 if (!s
->codec
.enable
)
1611 omap_eac_rate_update(s
);
1612 fmt
.endianness
= ((s
->codec
.config
[0] >> 8) & 1); /* LI_BI */
1613 fmt
.nchannels
= ((s
->codec
.config
[0] >> 10) & 1) ? 2 : 1; /* MN_ST */
1614 fmt
.freq
= s
->codec
.rate
;
1615 /* TODO: signedness possibly depends on the CODEC hardware - or
1616 * does I2S specify it? */
1617 /* All register writes are 16 bits so we we store 16-bit samples
1618 * in the buffers regardless of AGCFR[B8_16] value. */
1619 fmt
.fmt
= AUD_FMT_U16
;
1621 s
->codec
.in_voice
= AUD_open_in(&s
->codec
.card
, s
->codec
.in_voice
,
1622 "eac.codec.in", s
, omap_eac_in_cb
, &fmt
);
1623 s
->codec
.out_voice
= AUD_open_out(&s
->codec
.card
, s
->codec
.out_voice
,
1624 "eac.codec.out", s
, omap_eac_out_cb
, &fmt
);
1626 omap_eac_volume_update(s
);
1628 AUD_set_active_in(s
->codec
.in_voice
, 1);
1629 AUD_set_active_out(s
->codec
.out_voice
, 1);
1632 static void omap_eac_reset(struct omap_eac_s
*s
)
1635 s
->config
[0] = 0x0c;
1636 s
->config
[1] = 0x09;
1637 s
->config
[2] = 0xab;
1638 s
->config
[3] = 0x03;
1645 s
->gain
[0] = 0xe7e7;
1646 s
->gain
[1] = 0x6767;
1647 s
->gain
[2] = 0x6767;
1648 s
->gain
[3] = 0x6767;
1658 s
->modem
.control
= 0x00;
1659 s
->modem
.config
= 0x0000;
1660 s
->bt
.control
= 0x00;
1661 s
->bt
.config
= 0x0000;
1662 s
->codec
.config
[0] = 0x0649;
1663 s
->codec
.config
[1] = 0x0000;
1664 s
->codec
.config
[2] = 0x0007;
1665 s
->codec
.config
[3] = 0x1ffc;
1668 s
->codec
.rxavail
= 0;
1669 s
->codec
.txavail
= 0;
1671 omap_eac_format_update(s
);
1672 omap_eac_interrupt_update(s
);
1675 static uint32_t omap_eac_read(void *opaque
, target_phys_addr_t addr
)
1677 struct omap_eac_s
*s
= (struct omap_eac_s
*) opaque
;
1678 int offset
= addr
- s
->base
;
1681 case 0x000: /* CPCFR1 */
1682 return s
->config
[0];
1683 case 0x004: /* CPCFR2 */
1684 return s
->config
[1];
1685 case 0x008: /* CPCFR3 */
1686 return s
->config
[2];
1687 case 0x00c: /* CPCFR4 */
1688 return s
->config
[3];
1690 case 0x010: /* CPTCTL */
1691 return s
->control
| ((s
->codec
.rxavail
+ s
->codec
.rxlen
> 0) << 7) |
1692 ((s
->codec
.txlen
< s
->codec
.txavail
) << 5);
1694 case 0x014: /* CPTTADR */
1696 case 0x018: /* CPTDATL */
1697 return s
->data
& 0xff;
1698 case 0x01c: /* CPTDATH */
1699 return s
->data
>> 8;
1700 case 0x020: /* CPTVSLL */
1702 case 0x024: /* CPTVSLH */
1703 return s
->vtsl
| (3 << 5); /* CRDY1 | CRDY2 */
1704 case 0x040: /* MPCTR */
1705 return s
->modem
.control
;
1706 case 0x044: /* MPMCCFR */
1707 return s
->modem
.config
;
1708 case 0x060: /* BPCTR */
1709 return s
->bt
.control
;
1710 case 0x064: /* BPMCCFR */
1711 return s
->bt
.config
;
1712 case 0x080: /* AMSCFR */
1714 case 0x084: /* AMVCTR */
1716 case 0x088: /* AM1VCTR */
1718 case 0x08c: /* AM2VCTR */
1720 case 0x090: /* AM3VCTR */
1722 case 0x094: /* ASTCTR */
1724 case 0x098: /* APD1LCR */
1726 case 0x09c: /* APD1RCR */
1728 case 0x0a0: /* APD2LCR */
1730 case 0x0a4: /* APD2RCR */
1732 case 0x0a8: /* APD3LCR */
1734 case 0x0ac: /* APD3RCR */
1736 case 0x0b0: /* APD4R */
1738 case 0x0b4: /* ADWR */
1739 /* This should be write-only? Docs list it as read-only. */
1741 case 0x0b8: /* ADRDR */
1742 if (likely(s
->codec
.rxlen
> 1))
1743 return s
->codec
.rxbuf
[EAC_BUF_LEN
- s
->codec
.rxlen
--];
1744 else if (s
->codec
.rxlen
) {
1745 if (s
->codec
.rxavail
)
1746 omap_eac_in_refill(s
);
1749 omap_eac_in_dmarequest_update(s
);
1751 return s
->codec
.rxbuf
[EAC_BUF_LEN
- 1];
1754 case 0x0bc: /* AGCFR */
1755 return s
->codec
.config
[0];
1756 case 0x0c0: /* AGCTR */
1757 return s
->codec
.config
[1] | ((s
->codec
.config
[1] & 2) << 14);
1758 case 0x0c4: /* AGCFR2 */
1759 return s
->codec
.config
[2];
1760 case 0x0c8: /* AGCFR3 */
1761 return s
->codec
.config
[3];
1762 case 0x0cc: /* MBPDMACTR */
1763 case 0x0d0: /* MPDDMARR */
1764 case 0x0d8: /* MPUDMARR */
1765 case 0x0e4: /* BPDDMARR */
1766 case 0x0ec: /* BPUDMARR */
1769 case 0x100: /* VERSION_NUMBER */
1772 case 0x104: /* SYSCONFIG */
1773 return s
->sysconfig
;
1775 case 0x108: /* SYSSTATUS */
1776 return 1 | 0xe; /* RESETDONE | stuff */
1783 static void omap_eac_write(void *opaque
, target_phys_addr_t addr
,
1786 struct omap_eac_s
*s
= (struct omap_eac_s
*) opaque
;
1787 int offset
= addr
- s
->base
;
1790 case 0x098: /* APD1LCR */
1791 case 0x09c: /* APD1RCR */
1792 case 0x0a0: /* APD2LCR */
1793 case 0x0a4: /* APD2RCR */
1794 case 0x0a8: /* APD3LCR */
1795 case 0x0ac: /* APD3RCR */
1796 case 0x0b0: /* APD4R */
1797 case 0x0b8: /* ADRDR */
1798 case 0x0d0: /* MPDDMARR */
1799 case 0x0d8: /* MPUDMARR */
1800 case 0x0e4: /* BPDDMARR */
1801 case 0x0ec: /* BPUDMARR */
1802 case 0x100: /* VERSION_NUMBER */
1803 case 0x108: /* SYSSTATUS */
1807 case 0x000: /* CPCFR1 */
1808 s
->config
[0] = value
& 0xff;
1809 omap_eac_format_update(s
);
1811 case 0x004: /* CPCFR2 */
1812 s
->config
[1] = value
& 0xff;
1813 omap_eac_format_update(s
);
1815 case 0x008: /* CPCFR3 */
1816 s
->config
[2] = value
& 0xff;
1817 omap_eac_format_update(s
);
1819 case 0x00c: /* CPCFR4 */
1820 s
->config
[3] = value
& 0xff;
1821 omap_eac_format_update(s
);
1824 case 0x010: /* CPTCTL */
1825 /* Assuming TXF and TXE bits are read-only... */
1826 s
->control
= value
& 0x5f;
1827 omap_eac_interrupt_update(s
);
1830 case 0x014: /* CPTTADR */
1831 s
->address
= value
& 0xff;
1833 case 0x018: /* CPTDATL */
1835 s
->data
|= value
& 0xff;
1837 case 0x01c: /* CPTDATH */
1839 s
->data
|= value
<< 8;
1841 case 0x020: /* CPTVSLL */
1842 s
->vtol
= value
& 0xf8;
1844 case 0x024: /* CPTVSLH */
1845 s
->vtsl
= value
& 0x9f;
1847 case 0x040: /* MPCTR */
1848 s
->modem
.control
= value
& 0x8f;
1850 case 0x044: /* MPMCCFR */
1851 s
->modem
.config
= value
& 0x7fff;
1853 case 0x060: /* BPCTR */
1854 s
->bt
.control
= value
& 0x8f;
1856 case 0x064: /* BPMCCFR */
1857 s
->bt
.config
= value
& 0x7fff;
1859 case 0x080: /* AMSCFR */
1860 s
->mixer
= value
& 0x0fff;
1862 case 0x084: /* AMVCTR */
1863 s
->gain
[0] = value
& 0xffff;
1865 case 0x088: /* AM1VCTR */
1866 s
->gain
[1] = value
& 0xff7f;
1868 case 0x08c: /* AM2VCTR */
1869 s
->gain
[2] = value
& 0xff7f;
1871 case 0x090: /* AM3VCTR */
1872 s
->gain
[3] = value
& 0xff7f;
1874 case 0x094: /* ASTCTR */
1875 s
->att
= value
& 0xff;
1878 case 0x0b4: /* ADWR */
1879 s
->codec
.txbuf
[s
->codec
.txlen
++] = value
;
1880 if (unlikely(s
->codec
.txlen
== EAC_BUF_LEN
||
1881 s
->codec
.txlen
== s
->codec
.txavail
)) {
1882 if (s
->codec
.txavail
)
1883 omap_eac_out_empty(s
);
1889 case 0x0bc: /* AGCFR */
1890 s
->codec
.config
[0] = value
& 0x07ff;
1891 omap_eac_format_update(s
);
1893 case 0x0c0: /* AGCTR */
1894 s
->codec
.config
[1] = value
& 0x780f;
1895 omap_eac_format_update(s
);
1897 case 0x0c4: /* AGCFR2 */
1898 s
->codec
.config
[2] = value
& 0x003f;
1899 omap_eac_format_update(s
);
1901 case 0x0c8: /* AGCFR3 */
1902 s
->codec
.config
[3] = value
& 0xffff;
1903 omap_eac_format_update(s
);
1905 case 0x0cc: /* MBPDMACTR */
1906 case 0x0d4: /* MPDDMAWR */
1907 case 0x0e0: /* MPUDMAWR */
1908 case 0x0e8: /* BPDDMAWR */
1909 case 0x0f0: /* BPUDMAWR */
1912 case 0x104: /* SYSCONFIG */
1913 if (value
& (1 << 1)) /* SOFTRESET */
1915 s
->sysconfig
= value
& 0x31d;
1924 static CPUReadMemoryFunc
*omap_eac_readfn
[] = {
1925 omap_badwidth_read16
,
1927 omap_badwidth_read16
,
1930 static CPUWriteMemoryFunc
*omap_eac_writefn
[] = {
1931 omap_badwidth_write16
,
1933 omap_badwidth_write16
,
1936 struct omap_eac_s
*omap_eac_init(struct omap_target_agent_s
*ta
,
1937 qemu_irq irq
, qemu_irq
*drq
, omap_clk fclk
, omap_clk iclk
)
1940 struct omap_eac_s
*s
= (struct omap_eac_s
*)
1941 qemu_mallocz(sizeof(struct omap_eac_s
));
1944 s
->codec
.rxdrq
= *drq
++;
1945 s
->codec
.txdrq
= *drq
++;
1949 /* TODO: do AUD_init globally for machine */
1950 AUD_register_card(AUD_init(), "OMAP EAC", &s
->codec
.card
);
1952 iomemtype
= cpu_register_io_memory(0, omap_eac_readfn
,
1953 omap_eac_writefn
, s
);
1954 s
->base
= omap_l4_attach(ta
, 0, iomemtype
);
1960 /* STI/XTI (emulation interface) console - reverse engineered only */
1962 target_phys_addr_t base
;
1963 target_phys_addr_t channel_base
;
1965 CharDriverState
*chr
;
1971 uint32_t clkcontrol
;
1972 uint32_t serial_config
;
1975 #define STI_TRACE_CONSOLE_CHANNEL 239
1976 #define STI_TRACE_CONTROL_CHANNEL 253
1978 static inline void omap_sti_interrupt_update(struct omap_sti_s
*s
)
1980 qemu_set_irq(s
->irq
, s
->irqst
& s
->irqen
);
1983 static void omap_sti_reset(struct omap_sti_s
*s
)
1989 s
->serial_config
= 0;
1991 omap_sti_interrupt_update(s
);
1994 static uint32_t omap_sti_read(void *opaque
, target_phys_addr_t addr
)
1996 struct omap_sti_s
*s
= (struct omap_sti_s
*) opaque
;
1997 int offset
= addr
- s
->base
;
2000 case 0x00: /* STI_REVISION */
2003 case 0x10: /* STI_SYSCONFIG */
2004 return s
->sysconfig
;
2006 case 0x14: /* STI_SYSSTATUS / STI_RX_STATUS / XTI_SYSSTATUS */
2009 case 0x18: /* STI_IRQSTATUS */
2012 case 0x1c: /* STI_IRQSETEN / STI_IRQCLREN */
2015 case 0x24: /* STI_ER / STI_DR / XTI_TRACESELECT */
2016 case 0x28: /* STI_RX_DR / XTI_RXDATA */
2020 case 0x2c: /* STI_CLK_CTRL / XTI_SCLKCRTL */
2021 return s
->clkcontrol
;
2023 case 0x30: /* STI_SERIAL_CFG / XTI_SCONFIG */
2024 return s
->serial_config
;
2031 static void omap_sti_write(void *opaque
, target_phys_addr_t addr
,
2034 struct omap_sti_s
*s
= (struct omap_sti_s
*) opaque
;
2035 int offset
= addr
- s
->base
;
2038 case 0x00: /* STI_REVISION */
2039 case 0x14: /* STI_SYSSTATUS / STI_RX_STATUS / XTI_SYSSTATUS */
2043 case 0x10: /* STI_SYSCONFIG */
2044 if (value
& (1 << 1)) /* SOFTRESET */
2046 s
->sysconfig
= value
& 0xfe;
2049 case 0x18: /* STI_IRQSTATUS */
2051 omap_sti_interrupt_update(s
);
2054 case 0x1c: /* STI_IRQSETEN / STI_IRQCLREN */
2055 s
->irqen
= value
& 0xffff;
2056 omap_sti_interrupt_update(s
);
2059 case 0x2c: /* STI_CLK_CTRL / XTI_SCLKCRTL */
2060 s
->clkcontrol
= value
& 0xff;
2063 case 0x30: /* STI_SERIAL_CFG / XTI_SCONFIG */
2064 s
->serial_config
= value
& 0xff;
2067 case 0x24: /* STI_ER / STI_DR / XTI_TRACESELECT */
2068 case 0x28: /* STI_RX_DR / XTI_RXDATA */
2078 static CPUReadMemoryFunc
*omap_sti_readfn
[] = {
2079 omap_badwidth_read32
,
2080 omap_badwidth_read32
,
2084 static CPUWriteMemoryFunc
*omap_sti_writefn
[] = {
2085 omap_badwidth_write32
,
2086 omap_badwidth_write32
,
2090 static uint32_t omap_sti_fifo_read(void *opaque
, target_phys_addr_t addr
)
2096 static void omap_sti_fifo_write(void *opaque
, target_phys_addr_t addr
,
2099 struct omap_sti_s
*s
= (struct omap_sti_s
*) opaque
;
2100 int offset
= addr
- s
->channel_base
;
2101 int ch
= offset
>> 6;
2102 uint8_t byte
= value
;
2104 if (ch
== STI_TRACE_CONTROL_CHANNEL
) {
2105 /* Flush channel <i>value</i>. */
2106 qemu_chr_write(s
->chr
, "\r", 1);
2107 } else if (ch
== STI_TRACE_CONSOLE_CHANNEL
|| 1) {
2108 if (value
== 0xc0 || value
== 0xc3) {
2109 /* Open channel <i>ch</i>. */
2110 } else if (value
== 0x00)
2111 qemu_chr_write(s
->chr
, "\n", 1);
2113 qemu_chr_write(s
->chr
, &byte
, 1);
2117 static CPUReadMemoryFunc
*omap_sti_fifo_readfn
[] = {
2119 omap_badwidth_read8
,
2120 omap_badwidth_read8
,
2123 static CPUWriteMemoryFunc
*omap_sti_fifo_writefn
[] = {
2124 omap_sti_fifo_write
,
2125 omap_badwidth_write8
,
2126 omap_badwidth_write8
,
2129 struct omap_sti_s
*omap_sti_init(struct omap_target_agent_s
*ta
,
2130 target_phys_addr_t channel_base
, qemu_irq irq
, omap_clk clk
,
2131 CharDriverState
*chr
)
2134 struct omap_sti_s
*s
= (struct omap_sti_s
*)
2135 qemu_mallocz(sizeof(struct omap_sti_s
));
2140 s
->chr
= chr
?: qemu_chr_open("null");
2142 iomemtype
= l4_register_io_memory(0, omap_sti_readfn
,
2143 omap_sti_writefn
, s
);
2144 s
->base
= omap_l4_attach(ta
, 0, iomemtype
);
2146 iomemtype
= cpu_register_io_memory(0, omap_sti_fifo_readfn
,
2147 omap_sti_fifo_writefn
, s
);
2148 s
->channel_base
= channel_base
;
2149 cpu_register_physical_memory(s
->channel_base
, 0x10000, iomemtype
);
2154 /* L4 Interconnect */
2155 struct omap_target_agent_s
{
2156 struct omap_l4_s
*bus
;
2158 struct omap_l4_region_s
*start
;
2159 target_phys_addr_t base
;
2166 target_phys_addr_t base
;
2168 struct omap_target_agent_s ta
[0];
2172 static int omap_l4_io_entries
;
2173 static int omap_cpu_io_entry
;
2174 static struct omap_l4_entry
{
2175 CPUReadMemoryFunc
**mem_read
;
2176 CPUWriteMemoryFunc
**mem_write
;
2178 } *omap_l4_io_entry
;
2179 static CPUReadMemoryFunc
**omap_l4_io_readb_fn
;
2180 static CPUReadMemoryFunc
**omap_l4_io_readh_fn
;
2181 static CPUReadMemoryFunc
**omap_l4_io_readw_fn
;
2182 static CPUWriteMemoryFunc
**omap_l4_io_writeb_fn
;
2183 static CPUWriteMemoryFunc
**omap_l4_io_writeh_fn
;
2184 static CPUWriteMemoryFunc
**omap_l4_io_writew_fn
;
2185 static void **omap_l4_io_opaque
;
2187 int l4_register_io_memory(int io_index
, CPUReadMemoryFunc
**mem_read
,
2188 CPUWriteMemoryFunc
**mem_write
, void *opaque
)
2190 omap_l4_io_entry
[omap_l4_io_entries
].mem_read
= mem_read
;
2191 omap_l4_io_entry
[omap_l4_io_entries
].mem_write
= mem_write
;
2192 omap_l4_io_entry
[omap_l4_io_entries
].opaque
= opaque
;
2194 return omap_l4_io_entries
++;
2197 static uint32_t omap_l4_io_readb(void *opaque
, target_phys_addr_t addr
)
2199 unsigned int i
= (addr
- OMAP2_L4_BASE
) >> TARGET_PAGE_BITS
;
2201 return omap_l4_io_readb_fn
[i
](omap_l4_io_opaque
[i
], addr
);
2204 static uint32_t omap_l4_io_readh(void *opaque
, target_phys_addr_t addr
)
2206 unsigned int i
= (addr
- OMAP2_L4_BASE
) >> TARGET_PAGE_BITS
;
2208 return omap_l4_io_readh_fn
[i
](omap_l4_io_opaque
[i
], addr
);
2211 static uint32_t omap_l4_io_readw(void *opaque
, target_phys_addr_t addr
)
2213 unsigned int i
= (addr
- OMAP2_L4_BASE
) >> TARGET_PAGE_BITS
;
2215 return omap_l4_io_readw_fn
[i
](omap_l4_io_opaque
[i
], addr
);
2218 static void omap_l4_io_writeb(void *opaque
, target_phys_addr_t addr
,
2221 unsigned int i
= (addr
- OMAP2_L4_BASE
) >> TARGET_PAGE_BITS
;
2223 return omap_l4_io_writeb_fn
[i
](omap_l4_io_opaque
[i
], addr
, value
);
2226 static void omap_l4_io_writeh(void *opaque
, target_phys_addr_t addr
,
2229 unsigned int i
= (addr
- OMAP2_L4_BASE
) >> TARGET_PAGE_BITS
;
2231 return omap_l4_io_writeh_fn
[i
](omap_l4_io_opaque
[i
], addr
, value
);
2234 static void omap_l4_io_writew(void *opaque
, target_phys_addr_t addr
,
2237 unsigned int i
= (addr
- OMAP2_L4_BASE
) >> TARGET_PAGE_BITS
;
2239 return omap_l4_io_writew_fn
[i
](omap_l4_io_opaque
[i
], addr
, value
);
2242 static CPUReadMemoryFunc
*omap_l4_io_readfn
[] = {
2248 static CPUWriteMemoryFunc
*omap_l4_io_writefn
[] = {
2255 struct omap_l4_s
*omap_l4_init(target_phys_addr_t base
, int ta_num
)
2257 struct omap_l4_s
*bus
= qemu_mallocz(
2258 sizeof(*bus
) + ta_num
* sizeof(*bus
->ta
));
2260 bus
->ta_num
= ta_num
;
2264 omap_l4_io_entries
= 1;
2265 omap_l4_io_entry
= qemu_mallocz(125 * sizeof(*omap_l4_io_entry
));
2268 cpu_register_io_memory(0, omap_l4_io_readfn
,
2269 omap_l4_io_writefn
, bus
);
2270 # define L4_PAGES (0xb4000 / TARGET_PAGE_SIZE)
2271 omap_l4_io_readb_fn
= qemu_mallocz(sizeof(void *) * L4_PAGES
);
2272 omap_l4_io_readh_fn
= qemu_mallocz(sizeof(void *) * L4_PAGES
);
2273 omap_l4_io_readw_fn
= qemu_mallocz(sizeof(void *) * L4_PAGES
);
2274 omap_l4_io_writeb_fn
= qemu_mallocz(sizeof(void *) * L4_PAGES
);
2275 omap_l4_io_writeh_fn
= qemu_mallocz(sizeof(void *) * L4_PAGES
);
2276 omap_l4_io_writew_fn
= qemu_mallocz(sizeof(void *) * L4_PAGES
);
2277 omap_l4_io_opaque
= qemu_mallocz(sizeof(void *) * L4_PAGES
);
2283 static uint32_t omap_l4ta_read(void *opaque
, target_phys_addr_t addr
)
2285 struct omap_target_agent_s
*s
= (struct omap_target_agent_s
*) opaque
;
2286 target_phys_addr_t reg
= addr
- s
->base
;
2289 case 0x00: /* COMPONENT */
2290 return s
->component
;
2292 case 0x20: /* AGENT_CONTROL */
2295 case 0x28: /* AGENT_STATUS */
2303 static void omap_l4ta_write(void *opaque
, target_phys_addr_t addr
,
2306 struct omap_target_agent_s
*s
= (struct omap_target_agent_s
*) opaque
;
2307 target_phys_addr_t reg
= addr
- s
->base
;
2310 case 0x00: /* COMPONENT */
2311 case 0x28: /* AGENT_STATUS */
2315 case 0x20: /* AGENT_CONTROL */
2316 s
->control
= value
& 0x01000700;
2317 if (value
& 1) /* OCP_RESET */
2318 s
->status
&= ~1; /* REQ_TIMEOUT */
2326 static CPUReadMemoryFunc
*omap_l4ta_readfn
[] = {
2327 omap_badwidth_read16
,
2329 omap_badwidth_read16
,
2332 static CPUWriteMemoryFunc
*omap_l4ta_writefn
[] = {
2333 omap_badwidth_write32
,
2334 omap_badwidth_write32
,
2339 #define L4TAO(n) ((n) + 39)
2341 static struct omap_l4_region_s
{
2342 target_phys_addr_t offset
;
2345 } omap_l4_region
[125] = {
2346 [ 1] = { 0x40800, 0x800, 32 }, /* Initiator agent */
2347 [ 2] = { 0x41000, 0x1000, 32 }, /* Link agent */
2348 [ 0] = { 0x40000, 0x800, 32 }, /* Address and protection */
2349 [ 3] = { 0x00000, 0x1000, 32 | 16 | 8 }, /* System Control and Pinout */
2350 [ 4] = { 0x01000, 0x1000, 32 | 16 | 8 }, /* L4TAO1 */
2351 [ 5] = { 0x04000, 0x1000, 32 | 16 }, /* 32K Timer */
2352 [ 6] = { 0x05000, 0x1000, 32 | 16 | 8 }, /* L4TAO2 */
2353 [ 7] = { 0x08000, 0x800, 32 }, /* PRCM Region A */
2354 [ 8] = { 0x08800, 0x800, 32 }, /* PRCM Region B */
2355 [ 9] = { 0x09000, 0x1000, 32 | 16 | 8 }, /* L4TAO */
2356 [ 10] = { 0x12000, 0x1000, 32 | 16 | 8 }, /* Test (BCM) */
2357 [ 11] = { 0x13000, 0x1000, 32 | 16 | 8 }, /* L4TA1 */
2358 [ 12] = { 0x14000, 0x1000, 32 }, /* Test/emulation (TAP) */
2359 [ 13] = { 0x15000, 0x1000, 32 | 16 | 8 }, /* L4TA2 */
2360 [ 14] = { 0x18000, 0x1000, 32 | 16 | 8 }, /* GPIO1 */
2361 [ 16] = { 0x1a000, 0x1000, 32 | 16 | 8 }, /* GPIO2 */
2362 [ 18] = { 0x1c000, 0x1000, 32 | 16 | 8 }, /* GPIO3 */
2363 [ 19] = { 0x1e000, 0x1000, 32 | 16 | 8 }, /* GPIO4 */
2364 [ 15] = { 0x19000, 0x1000, 32 | 16 | 8 }, /* Quad GPIO TOP */
2365 [ 17] = { 0x1b000, 0x1000, 32 | 16 | 8 }, /* L4TA3 */
2366 [ 20] = { 0x20000, 0x1000, 32 | 16 | 8 }, /* WD Timer 1 (Secure) */
2367 [ 22] = { 0x22000, 0x1000, 32 | 16 | 8 }, /* WD Timer 2 (OMAP) */
2368 [ 21] = { 0x21000, 0x1000, 32 | 16 | 8 }, /* Dual WD timer TOP */
2369 [ 23] = { 0x23000, 0x1000, 32 | 16 | 8 }, /* L4TA4 */
2370 [ 24] = { 0x28000, 0x1000, 32 | 16 | 8 }, /* GP Timer 1 */
2371 [ 25] = { 0x29000, 0x1000, 32 | 16 | 8 }, /* L4TA7 */
2372 [ 26] = { 0x48000, 0x2000, 32 | 16 | 8 }, /* Emulation (ARM11ETB) */
2373 [ 27] = { 0x4a000, 0x1000, 32 | 16 | 8 }, /* L4TA9 */
2374 [ 28] = { 0x50000, 0x400, 32 | 16 | 8 }, /* Display top */
2375 [ 29] = { 0x50400, 0x400, 32 | 16 | 8 }, /* Display control */
2376 [ 30] = { 0x50800, 0x400, 32 | 16 | 8 }, /* Display RFBI */
2377 [ 31] = { 0x50c00, 0x400, 32 | 16 | 8 }, /* Display encoder */
2378 [ 32] = { 0x51000, 0x1000, 32 | 16 | 8 }, /* L4TA10 */
2379 [ 33] = { 0x52000, 0x400, 32 | 16 | 8 }, /* Camera top */
2380 [ 34] = { 0x52400, 0x400, 32 | 16 | 8 }, /* Camera core */
2381 [ 35] = { 0x52800, 0x400, 32 | 16 | 8 }, /* Camera DMA */
2382 [ 36] = { 0x52c00, 0x400, 32 | 16 | 8 }, /* Camera MMU */
2383 [ 37] = { 0x53000, 0x1000, 32 | 16 | 8 }, /* L4TA11 */
2384 [ 38] = { 0x56000, 0x1000, 32 | 16 | 8 }, /* sDMA */
2385 [ 39] = { 0x57000, 0x1000, 32 | 16 | 8 }, /* L4TA12 */
2386 [ 40] = { 0x58000, 0x1000, 32 | 16 | 8 }, /* SSI top */
2387 [ 41] = { 0x59000, 0x1000, 32 | 16 | 8 }, /* SSI GDD */
2388 [ 42] = { 0x5a000, 0x1000, 32 | 16 | 8 }, /* SSI Port1 */
2389 [ 43] = { 0x5b000, 0x1000, 32 | 16 | 8 }, /* SSI Port2 */
2390 [ 44] = { 0x5c000, 0x1000, 32 | 16 | 8 }, /* L4TA13 */
2391 [ 45] = { 0x5e000, 0x1000, 32 | 16 | 8 }, /* USB OTG */
2392 [ 46] = { 0x5f000, 0x1000, 32 | 16 | 8 }, /* L4TAO4 */
2393 [ 47] = { 0x60000, 0x1000, 32 | 16 | 8 }, /* Emulation (WIN_TRACER1SDRC) */
2394 [ 48] = { 0x61000, 0x1000, 32 | 16 | 8 }, /* L4TA14 */
2395 [ 49] = { 0x62000, 0x1000, 32 | 16 | 8 }, /* Emulation (WIN_TRACER2GPMC) */
2396 [ 50] = { 0x63000, 0x1000, 32 | 16 | 8 }, /* L4TA15 */
2397 [ 51] = { 0x64000, 0x1000, 32 | 16 | 8 }, /* Emulation (WIN_TRACER3OCM) */
2398 [ 52] = { 0x65000, 0x1000, 32 | 16 | 8 }, /* L4TA16 */
2399 [ 53] = { 0x66000, 0x300, 32 | 16 | 8 }, /* Emulation (WIN_TRACER4L4) */
2400 [ 54] = { 0x67000, 0x1000, 32 | 16 | 8 }, /* L4TA17 */
2401 [ 55] = { 0x68000, 0x1000, 32 | 16 | 8 }, /* Emulation (XTI) */
2402 [ 56] = { 0x69000, 0x1000, 32 | 16 | 8 }, /* L4TA18 */
2403 [ 57] = { 0x6a000, 0x1000, 16 | 8 }, /* UART1 */
2404 [ 58] = { 0x6b000, 0x1000, 32 | 16 | 8 }, /* L4TA19 */
2405 [ 59] = { 0x6c000, 0x1000, 16 | 8 }, /* UART2 */
2406 [ 60] = { 0x6d000, 0x1000, 32 | 16 | 8 }, /* L4TA20 */
2407 [ 61] = { 0x6e000, 0x1000, 16 | 8 }, /* UART3 */
2408 [ 62] = { 0x6f000, 0x1000, 32 | 16 | 8 }, /* L4TA21 */
2409 [ 63] = { 0x70000, 0x1000, 16 }, /* I2C1 */
2410 [ 64] = { 0x71000, 0x1000, 32 | 16 | 8 }, /* L4TAO5 */
2411 [ 65] = { 0x72000, 0x1000, 16 }, /* I2C2 */
2412 [ 66] = { 0x73000, 0x1000, 32 | 16 | 8 }, /* L4TAO6 */
2413 [ 67] = { 0x74000, 0x1000, 16 }, /* McBSP1 */
2414 [ 68] = { 0x75000, 0x1000, 32 | 16 | 8 }, /* L4TAO7 */
2415 [ 69] = { 0x76000, 0x1000, 16 }, /* McBSP2 */
2416 [ 70] = { 0x77000, 0x1000, 32 | 16 | 8 }, /* L4TAO8 */
2417 [ 71] = { 0x24000, 0x1000, 32 | 16 | 8 }, /* WD Timer 3 (DSP) */
2418 [ 72] = { 0x25000, 0x1000, 32 | 16 | 8 }, /* L4TA5 */
2419 [ 73] = { 0x26000, 0x1000, 32 | 16 | 8 }, /* WD Timer 4 (IVA) */
2420 [ 74] = { 0x27000, 0x1000, 32 | 16 | 8 }, /* L4TA6 */
2421 [ 75] = { 0x2a000, 0x1000, 32 | 16 | 8 }, /* GP Timer 2 */
2422 [ 76] = { 0x2b000, 0x1000, 32 | 16 | 8 }, /* L4TA8 */
2423 [ 77] = { 0x78000, 0x1000, 32 | 16 | 8 }, /* GP Timer 3 */
2424 [ 78] = { 0x79000, 0x1000, 32 | 16 | 8 }, /* L4TA22 */
2425 [ 79] = { 0x7a000, 0x1000, 32 | 16 | 8 }, /* GP Timer 4 */
2426 [ 80] = { 0x7b000, 0x1000, 32 | 16 | 8 }, /* L4TA23 */
2427 [ 81] = { 0x7c000, 0x1000, 32 | 16 | 8 }, /* GP Timer 5 */
2428 [ 82] = { 0x7d000, 0x1000, 32 | 16 | 8 }, /* L4TA24 */
2429 [ 83] = { 0x7e000, 0x1000, 32 | 16 | 8 }, /* GP Timer 6 */
2430 [ 84] = { 0x7f000, 0x1000, 32 | 16 | 8 }, /* L4TA25 */
2431 [ 85] = { 0x80000, 0x1000, 32 | 16 | 8 }, /* GP Timer 7 */
2432 [ 86] = { 0x81000, 0x1000, 32 | 16 | 8 }, /* L4TA26 */
2433 [ 87] = { 0x82000, 0x1000, 32 | 16 | 8 }, /* GP Timer 8 */
2434 [ 88] = { 0x83000, 0x1000, 32 | 16 | 8 }, /* L4TA27 */
2435 [ 89] = { 0x84000, 0x1000, 32 | 16 | 8 }, /* GP Timer 9 */
2436 [ 90] = { 0x85000, 0x1000, 32 | 16 | 8 }, /* L4TA28 */
2437 [ 91] = { 0x86000, 0x1000, 32 | 16 | 8 }, /* GP Timer 10 */
2438 [ 92] = { 0x87000, 0x1000, 32 | 16 | 8 }, /* L4TA29 */
2439 [ 93] = { 0x88000, 0x1000, 32 | 16 | 8 }, /* GP Timer 11 */
2440 [ 94] = { 0x89000, 0x1000, 32 | 16 | 8 }, /* L4TA30 */
2441 [ 95] = { 0x8a000, 0x1000, 32 | 16 | 8 }, /* GP Timer 12 */
2442 [ 96] = { 0x8b000, 0x1000, 32 | 16 | 8 }, /* L4TA31 */
2443 [ 97] = { 0x90000, 0x1000, 16 }, /* EAC */
2444 [ 98] = { 0x91000, 0x1000, 32 | 16 | 8 }, /* L4TA32 */
2445 [ 99] = { 0x92000, 0x1000, 16 }, /* FAC */
2446 [100] = { 0x93000, 0x1000, 32 | 16 | 8 }, /* L4TA33 */
2447 [101] = { 0x94000, 0x1000, 32 | 16 | 8 }, /* IPC (MAILBOX) */
2448 [102] = { 0x95000, 0x1000, 32 | 16 | 8 }, /* L4TA34 */
2449 [103] = { 0x98000, 0x1000, 32 | 16 | 8 }, /* SPI1 */
2450 [104] = { 0x99000, 0x1000, 32 | 16 | 8 }, /* L4TA35 */
2451 [105] = { 0x9a000, 0x1000, 32 | 16 | 8 }, /* SPI2 */
2452 [106] = { 0x9b000, 0x1000, 32 | 16 | 8 }, /* L4TA36 */
2453 [107] = { 0x9c000, 0x1000, 16 | 8 }, /* MMC SDIO */
2454 [108] = { 0x9d000, 0x1000, 32 | 16 | 8 }, /* L4TAO9 */
2455 [109] = { 0x9e000, 0x1000, 32 | 16 | 8 }, /* MS_PRO */
2456 [110] = { 0x9f000, 0x1000, 32 | 16 | 8 }, /* L4TAO10 */
2457 [111] = { 0xa0000, 0x1000, 32 }, /* RNG */
2458 [112] = { 0xa1000, 0x1000, 32 | 16 | 8 }, /* L4TAO11 */
2459 [113] = { 0xa2000, 0x1000, 32 }, /* DES3DES */
2460 [114] = { 0xa3000, 0x1000, 32 | 16 | 8 }, /* L4TAO12 */
2461 [115] = { 0xa4000, 0x1000, 32 }, /* SHA1MD5 */
2462 [116] = { 0xa5000, 0x1000, 32 | 16 | 8 }, /* L4TAO13 */
2463 [117] = { 0xa6000, 0x1000, 32 }, /* AES */
2464 [118] = { 0xa7000, 0x1000, 32 | 16 | 8 }, /* L4TA37 */
2465 [119] = { 0xa8000, 0x2000, 32 }, /* PKA */
2466 [120] = { 0xaa000, 0x1000, 32 | 16 | 8 }, /* L4TA38 */
2467 [121] = { 0xb0000, 0x1000, 32 }, /* MG */
2468 [122] = { 0xb1000, 0x1000, 32 | 16 | 8 },
2469 [123] = { 0xb2000, 0x1000, 32 }, /* HDQ/1-Wire */
2470 [124] = { 0xb3000, 0x1000, 32 | 16 | 8 }, /* L4TA39 */
2473 static struct omap_l4_agent_info_s
{
2478 } omap_l4_agent_info
[54] = {
2479 { 0, 0, 3, 2 }, /* L4IA initiatior agent */
2480 { L4TAO(1), 3, 2, 1 }, /* Control and pinout module */
2481 { L4TAO(2), 5, 2, 1 }, /* 32K timer */
2482 { L4TAO(3), 7, 3, 2 }, /* PRCM */
2483 { L4TA(1), 10, 2, 1 }, /* BCM */
2484 { L4TA(2), 12, 2, 1 }, /* Test JTAG */
2485 { L4TA(3), 14, 6, 3 }, /* Quad GPIO */
2486 { L4TA(4), 20, 4, 3 }, /* WD timer 1/2 */
2487 { L4TA(7), 24, 2, 1 }, /* GP timer 1 */
2488 { L4TA(9), 26, 2, 1 }, /* ATM11 ETB */
2489 { L4TA(10), 28, 5, 4 }, /* Display subsystem */
2490 { L4TA(11), 33, 5, 4 }, /* Camera subsystem */
2491 { L4TA(12), 38, 2, 1 }, /* sDMA */
2492 { L4TA(13), 40, 5, 4 }, /* SSI */
2493 { L4TAO(4), 45, 2, 1 }, /* USB */
2494 { L4TA(14), 47, 2, 1 }, /* Win Tracer1 */
2495 { L4TA(15), 49, 2, 1 }, /* Win Tracer2 */
2496 { L4TA(16), 51, 2, 1 }, /* Win Tracer3 */
2497 { L4TA(17), 53, 2, 1 }, /* Win Tracer4 */
2498 { L4TA(18), 55, 2, 1 }, /* XTI */
2499 { L4TA(19), 57, 2, 1 }, /* UART1 */
2500 { L4TA(20), 59, 2, 1 }, /* UART2 */
2501 { L4TA(21), 61, 2, 1 }, /* UART3 */
2502 { L4TAO(5), 63, 2, 1 }, /* I2C1 */
2503 { L4TAO(6), 65, 2, 1 }, /* I2C2 */
2504 { L4TAO(7), 67, 2, 1 }, /* McBSP1 */
2505 { L4TAO(8), 69, 2, 1 }, /* McBSP2 */
2506 { L4TA(5), 71, 2, 1 }, /* WD Timer 3 (DSP) */
2507 { L4TA(6), 73, 2, 1 }, /* WD Timer 4 (IVA) */
2508 { L4TA(8), 75, 2, 1 }, /* GP Timer 2 */
2509 { L4TA(22), 77, 2, 1 }, /* GP Timer 3 */
2510 { L4TA(23), 79, 2, 1 }, /* GP Timer 4 */
2511 { L4TA(24), 81, 2, 1 }, /* GP Timer 5 */
2512 { L4TA(25), 83, 2, 1 }, /* GP Timer 6 */
2513 { L4TA(26), 85, 2, 1 }, /* GP Timer 7 */
2514 { L4TA(27), 87, 2, 1 }, /* GP Timer 8 */
2515 { L4TA(28), 89, 2, 1 }, /* GP Timer 9 */
2516 { L4TA(29), 91, 2, 1 }, /* GP Timer 10 */
2517 { L4TA(30), 93, 2, 1 }, /* GP Timer 11 */
2518 { L4TA(31), 95, 2, 1 }, /* GP Timer 12 */
2519 { L4TA(32), 97, 2, 1 }, /* EAC */
2520 { L4TA(33), 99, 2, 1 }, /* FAC */
2521 { L4TA(34), 101, 2, 1 }, /* IPC */
2522 { L4TA(35), 103, 2, 1 }, /* SPI1 */
2523 { L4TA(36), 105, 2, 1 }, /* SPI2 */
2524 { L4TAO(9), 107, 2, 1 }, /* MMC SDIO */
2525 { L4TAO(10), 109, 2, 1 },
2526 { L4TAO(11), 111, 2, 1 }, /* RNG */
2527 { L4TAO(12), 113, 2, 1 }, /* DES3DES */
2528 { L4TAO(13), 115, 2, 1 }, /* SHA1MD5 */
2529 { L4TA(37), 117, 2, 1 }, /* AES */
2530 { L4TA(38), 119, 2, 1 }, /* PKA */
2532 { L4TA(39), 123, 2, 1 }, /* HDQ/1-Wire */
2535 #define omap_l4ta(bus, cs) omap_l4ta_get(bus, L4TA(cs))
2536 #define omap_l4tao(bus, cs) omap_l4ta_get(bus, L4TAO(cs))
2538 struct omap_target_agent_s
*omap_l4ta_get(struct omap_l4_s
*bus
, int cs
)
2541 struct omap_target_agent_s
*ta
= 0;
2542 struct omap_l4_agent_info_s
*info
= 0;
2544 for (i
= 0; i
< bus
->ta_num
; i
++)
2545 if (omap_l4_agent_info
[i
].ta
== cs
) {
2547 info
= &omap_l4_agent_info
[i
];
2551 fprintf(stderr
, "%s: bad target agent (%i)\n", __FUNCTION__
, cs
);
2556 ta
->start
= &omap_l4_region
[info
->region
];
2557 ta
->regions
= info
->regions
;
2559 ta
->component
= ('Q' << 24) | ('E' << 16) | ('M' << 8) | ('U' << 0);
2560 ta
->status
= 0x00000000;
2561 ta
->control
= 0x00000200; /* XXX 01000200 for L4TAO */
2563 iomemtype
= l4_register_io_memory(0, omap_l4ta_readfn
,
2564 omap_l4ta_writefn
, ta
);
2565 ta
->base
= omap_l4_attach(ta
, info
->ta_region
, iomemtype
);
2570 target_phys_addr_t
omap_l4_attach(struct omap_target_agent_s
*ta
, int region
,
2573 target_phys_addr_t base
;
2579 if (region
< 0 || region
>= ta
->regions
) {
2580 fprintf(stderr
, "%s: bad io region (%i)\n", __FUNCTION__
, region
);
2584 base
= ta
->bus
->base
+ ta
->start
[region
].offset
;
2585 size
= ta
->start
[region
].size
;
2588 cpu_register_physical_memory(base
, size
, iotype
);
2590 cpu_register_physical_memory(base
, size
, omap_cpu_io_entry
);
2591 i
= (base
- ta
->bus
->base
) / TARGET_PAGE_SIZE
;
2592 for (; size
> 0; size
-= TARGET_PAGE_SIZE
, i
++) {
2593 omap_l4_io_readb_fn
[i
] = omap_l4_io_entry
[iotype
].mem_read
[0];
2594 omap_l4_io_readh_fn
[i
] = omap_l4_io_entry
[iotype
].mem_read
[1];
2595 omap_l4_io_readw_fn
[i
] = omap_l4_io_entry
[iotype
].mem_read
[2];
2596 omap_l4_io_writeb_fn
[i
] = omap_l4_io_entry
[iotype
].mem_write
[0];
2597 omap_l4_io_writeh_fn
[i
] = omap_l4_io_entry
[iotype
].mem_write
[1];
2598 omap_l4_io_writew_fn
[i
] = omap_l4_io_entry
[iotype
].mem_write
[2];
2599 omap_l4_io_opaque
[i
] = omap_l4_io_entry
[iotype
].opaque
;
2607 /* TEST-Chip-level TAP */
2608 static uint32_t omap_tap_read(void *opaque
, target_phys_addr_t addr
)
2610 struct omap_mpu_state_s
*s
= (struct omap_mpu_state_s
*) opaque
;
2611 target_phys_addr_t reg
= addr
- s
->tap_base
;
2614 case 0x204: /* IDCODE_reg */
2615 switch (s
->mpu_model
) {
2619 return 0x5b5d902f; /* ES 2.2 */
2621 return 0x5b68a02f; /* ES 2.2 */
2623 return 0x1b7ae02f; /* ES 2 */
2625 cpu_abort(cpu_single_env
, "%s: Bad mpu model\n", __FUNCTION__
);
2628 case 0x208: /* PRODUCTION_ID_reg for OMAP2 */
2629 case 0x210: /* PRODUCTION_ID_reg for OMAP3 */
2630 switch (s
->mpu_model
) {
2632 return 0x000254f0; /* POP ESHS2.1.1 in N91/93/95, ES2 in N800 */
2642 cpu_abort(cpu_single_env
, "%s: Bad mpu model\n", __FUNCTION__
);
2646 switch (s
->mpu_model
) {
2650 return 0xcafeb5d9; /* ES 2.2 */
2652 return 0xcafeb68a; /* ES 2.2 */
2654 return 0xcafeb7ae; /* ES 2 */
2656 cpu_abort(cpu_single_env
, "%s: Bad mpu model\n", __FUNCTION__
);
2659 case 0x218: /* DIE_ID_reg */
2660 return ('Q' << 24) | ('E' << 16) | ('M' << 8) | ('U' << 0);
2661 case 0x21c: /* DIE_ID_reg */
2663 case 0x220: /* DIE_ID_reg */
2664 return ('Q' << 24) | ('E' << 16) | ('M' << 8) | ('U' << 0);
2665 case 0x224: /* DIE_ID_reg */
2666 return ('Q' << 24) | ('E' << 16) | ('M' << 8) | ('U' << 0);
2673 static void omap_tap_write(void *opaque
, target_phys_addr_t addr
,
2679 static CPUReadMemoryFunc
*omap_tap_readfn
[] = {
2680 omap_badwidth_read32
,
2681 omap_badwidth_read32
,
2685 static CPUWriteMemoryFunc
*omap_tap_writefn
[] = {
2686 omap_badwidth_write32
,
2687 omap_badwidth_write32
,
2691 void omap_tap_init(struct omap_target_agent_s
*ta
,
2692 struct omap_mpu_state_s
*mpu
)
2694 mpu
->tap_base
= omap_l4_attach(ta
, 0, l4_register_io_memory(0,
2695 omap_tap_readfn
, omap_tap_writefn
, mpu
));
2698 /* Power, Reset, and Clock Management */
2699 struct omap_prcm_s
{
2700 target_phys_addr_t base
;
2702 struct omap_mpu_state_s
*mpu
;
2709 uint32_t scratch
[20];
2713 uint32_t clkemul
[1];
2717 uint32_t clkctrl
[4];
2718 uint32_t clkidle
[7];
2719 uint32_t setuptime
[2];
2725 uint32_t rstctrl
[1];
2727 uint32_t rsttime_wkup
;
2732 int dpll_lock
, apll_lock
[2];
2735 static void omap_prcm_int_update(struct omap_prcm_s
*s
, int dom
)
2737 qemu_set_irq(s
->irq
[dom
], s
->irqst
[dom
] & s
->irqen
[dom
]);
2738 /* XXX or is the mask applied before PRCM_IRQSTATUS_* ? */
2741 static uint32_t omap_prcm_read(void *opaque
, target_phys_addr_t addr
)
2743 struct omap_prcm_s
*s
= (struct omap_prcm_s
*) opaque
;
2744 int offset
= addr
- s
->base
;
2748 case 0x000: /* PRCM_REVISION */
2751 case 0x010: /* PRCM_SYSCONFIG */
2752 return s
->sysconfig
;
2754 case 0x018: /* PRCM_IRQSTATUS_MPU */
2757 case 0x01c: /* PRCM_IRQENABLE_MPU */
2760 case 0x050: /* PRCM_VOLTCTRL */
2762 case 0x054: /* PRCM_VOLTST */
2763 return s
->voltctrl
& 3;
2765 case 0x060: /* PRCM_CLKSRC_CTRL */
2766 return s
->clksrc
[0];
2767 case 0x070: /* PRCM_CLKOUT_CTRL */
2768 return s
->clkout
[0];
2769 case 0x078: /* PRCM_CLKEMUL_CTRL */
2770 return s
->clkemul
[0];
2771 case 0x080: /* PRCM_CLKCFG_CTRL */
2772 case 0x084: /* PRCM_CLKCFG_STATUS */
2775 case 0x090: /* PRCM_VOLTSETUP */
2776 return s
->setuptime
[0];
2778 case 0x094: /* PRCM_CLKSSETUP */
2779 return s
->setuptime
[1];
2781 case 0x098: /* PRCM_POLCTRL */
2782 return s
->clkpol
[0];
2784 case 0x0b0: /* GENERAL_PURPOSE1 */
2785 case 0x0b4: /* GENERAL_PURPOSE2 */
2786 case 0x0b8: /* GENERAL_PURPOSE3 */
2787 case 0x0bc: /* GENERAL_PURPOSE4 */
2788 case 0x0c0: /* GENERAL_PURPOSE5 */
2789 case 0x0c4: /* GENERAL_PURPOSE6 */
2790 case 0x0c8: /* GENERAL_PURPOSE7 */
2791 case 0x0cc: /* GENERAL_PURPOSE8 */
2792 case 0x0d0: /* GENERAL_PURPOSE9 */
2793 case 0x0d4: /* GENERAL_PURPOSE10 */
2794 case 0x0d8: /* GENERAL_PURPOSE11 */
2795 case 0x0dc: /* GENERAL_PURPOSE12 */
2796 case 0x0e0: /* GENERAL_PURPOSE13 */
2797 case 0x0e4: /* GENERAL_PURPOSE14 */
2798 case 0x0e8: /* GENERAL_PURPOSE15 */
2799 case 0x0ec: /* GENERAL_PURPOSE16 */
2800 case 0x0f0: /* GENERAL_PURPOSE17 */
2801 case 0x0f4: /* GENERAL_PURPOSE18 */
2802 case 0x0f8: /* GENERAL_PURPOSE19 */
2803 case 0x0fc: /* GENERAL_PURPOSE20 */
2804 return s
->scratch
[(offset
- 0xb0) >> 2];
2806 case 0x140: /* CM_CLKSEL_MPU */
2807 return s
->clksel
[0];
2808 case 0x148: /* CM_CLKSTCTRL_MPU */
2809 return s
->clkctrl
[0];
2811 case 0x158: /* RM_RSTST_MPU */
2813 case 0x1c8: /* PM_WKDEP_MPU */
2815 case 0x1d4: /* PM_EVGENCTRL_MPU */
2817 case 0x1d8: /* PM_EVEGENONTIM_MPU */
2818 return s
->evtime
[0];
2819 case 0x1dc: /* PM_EVEGENOFFTIM_MPU */
2820 return s
->evtime
[1];
2821 case 0x1e0: /* PM_PWSTCTRL_MPU */
2823 case 0x1e4: /* PM_PWSTST_MPU */
2826 case 0x200: /* CM_FCLKEN1_CORE */
2828 case 0x204: /* CM_FCLKEN2_CORE */
2830 case 0x210: /* CM_ICLKEN1_CORE */
2832 case 0x214: /* CM_ICLKEN2_CORE */
2834 case 0x21c: /* CM_ICLKEN4_CORE */
2837 case 0x220: /* CM_IDLEST1_CORE */
2838 /* TODO: check the actual iclk status */
2840 case 0x224: /* CM_IDLEST2_CORE */
2841 /* TODO: check the actual iclk status */
2843 case 0x22c: /* CM_IDLEST4_CORE */
2844 /* TODO: check the actual iclk status */
2847 case 0x230: /* CM_AUTOIDLE1_CORE */
2848 return s
->clkidle
[0];
2849 case 0x234: /* CM_AUTOIDLE2_CORE */
2850 return s
->clkidle
[1];
2851 case 0x238: /* CM_AUTOIDLE3_CORE */
2852 return s
->clkidle
[2];
2853 case 0x23c: /* CM_AUTOIDLE4_CORE */
2854 return s
->clkidle
[3];
2856 case 0x240: /* CM_CLKSEL1_CORE */
2857 return s
->clksel
[1];
2858 case 0x244: /* CM_CLKSEL2_CORE */
2859 return s
->clksel
[2];
2861 case 0x248: /* CM_CLKSTCTRL_CORE */
2862 return s
->clkctrl
[1];
2864 case 0x2a0: /* PM_WKEN1_CORE */
2866 case 0x2a4: /* PM_WKEN2_CORE */
2869 case 0x2b0: /* PM_WKST1_CORE */
2871 case 0x2b4: /* PM_WKST2_CORE */
2873 case 0x2c8: /* PM_WKDEP_CORE */
2876 case 0x2e0: /* PM_PWSTCTRL_CORE */
2878 case 0x2e4: /* PM_PWSTST_CORE */
2879 return 0x000030 | (s
->power
[1] & 0xfc00);
2881 case 0x300: /* CM_FCLKEN_GFX */
2883 case 0x310: /* CM_ICLKEN_GFX */
2885 case 0x320: /* CM_IDLEST_GFX */
2886 /* TODO: check the actual iclk status */
2888 case 0x340: /* CM_CLKSEL_GFX */
2889 return s
->clksel
[3];
2890 case 0x348: /* CM_CLKSTCTRL_GFX */
2891 return s
->clkctrl
[2];
2892 case 0x350: /* RM_RSTCTRL_GFX */
2893 return s
->rstctrl
[0];
2894 case 0x358: /* RM_RSTST_GFX */
2896 case 0x3c8: /* PM_WKDEP_GFX */
2899 case 0x3e0: /* PM_PWSTCTRL_GFX */
2901 case 0x3e4: /* PM_PWSTST_GFX */
2902 return s
->power
[2] & 3;
2904 case 0x400: /* CM_FCLKEN_WKUP */
2906 case 0x410: /* CM_ICLKEN_WKUP */
2908 case 0x420: /* CM_IDLEST_WKUP */
2909 /* TODO: check the actual iclk status */
2911 case 0x430: /* CM_AUTOIDLE_WKUP */
2912 return s
->clkidle
[4];
2913 case 0x440: /* CM_CLKSEL_WKUP */
2914 return s
->clksel
[4];
2915 case 0x450: /* RM_RSTCTRL_WKUP */
2917 case 0x454: /* RM_RSTTIME_WKUP */
2918 return s
->rsttime_wkup
;
2919 case 0x458: /* RM_RSTST_WKUP */
2921 case 0x4a0: /* PM_WKEN_WKUP */
2923 case 0x4b0: /* PM_WKST_WKUP */
2926 case 0x500: /* CM_CLKEN_PLL */
2928 case 0x520: /* CM_IDLEST_CKGEN */
2929 ret
= 0x0000070 | (s
->apll_lock
[0] << 9) | (s
->apll_lock
[1] << 8);
2930 if (!(s
->clksel
[6] & 3))
2931 /* Core uses 32-kHz clock */
2933 else if (!s
->dpll_lock
)
2934 /* DPLL not locked, core uses ref_clk */
2937 /* Core uses DPLL */
2940 case 0x530: /* CM_AUTOIDLE_PLL */
2941 return s
->clkidle
[5];
2942 case 0x540: /* CM_CLKSEL1_PLL */
2943 return s
->clksel
[5];
2944 case 0x544: /* CM_CLKSEL2_PLL */
2945 return s
->clksel
[6];
2947 case 0x800: /* CM_FCLKEN_DSP */
2948 return s
->clken
[10];
2949 case 0x810: /* CM_ICLKEN_DSP */
2950 return s
->clken
[11];
2951 case 0x820: /* CM_IDLEST_DSP */
2952 /* TODO: check the actual iclk status */
2954 case 0x830: /* CM_AUTOIDLE_DSP */
2955 return s
->clkidle
[6];
2956 case 0x840: /* CM_CLKSEL_DSP */
2957 return s
->clksel
[7];
2958 case 0x848: /* CM_CLKSTCTRL_DSP */
2959 return s
->clkctrl
[3];
2960 case 0x850: /* RM_RSTCTRL_DSP */
2962 case 0x858: /* RM_RSTST_DSP */
2964 case 0x8c8: /* PM_WKDEP_DSP */
2966 case 0x8e0: /* PM_PWSTCTRL_DSP */
2968 case 0x8e4: /* PM_PWSTST_DSP */
2969 return 0x008030 | (s
->power
[3] & 0x3003);
2971 case 0x8f0: /* PRCM_IRQSTATUS_DSP */
2973 case 0x8f4: /* PRCM_IRQENABLE_DSP */
2976 case 0x8f8: /* PRCM_IRQSTATUS_IVA */
2978 case 0x8fc: /* PRCM_IRQENABLE_IVA */
2986 static void omap_prcm_apll_update(struct omap_prcm_s
*s
)
2990 mode
[0] = (s
->clken
[9] >> 6) & 3;
2991 s
->apll_lock
[0] = (mode
[0] == 3);
2992 mode
[1] = (s
->clken
[9] >> 2) & 3;
2993 s
->apll_lock
[1] = (mode
[1] == 3);
2994 /* TODO: update clocks */
2996 if (mode
[0] == 1 || mode
[0] == 2 || mode
[1] == 1 || mode
[2] == 2)
2997 fprintf(stderr
, "%s: bad EN_54M_PLL or bad EN_96M_PLL\n",
3001 static void omap_prcm_dpll_update(struct omap_prcm_s
*s
)
3003 omap_clk dpll
= omap_findclk(s
->mpu
, "dpll");
3004 omap_clk dpll_x2
= omap_findclk(s
->mpu
, "dpll");
3005 omap_clk core
= omap_findclk(s
->mpu
, "core_clk");
3006 int mode
= (s
->clken
[9] >> 0) & 3;
3009 mult
= (s
->clksel
[5] >> 12) & 0x3ff;
3010 div
= (s
->clksel
[5] >> 8) & 0xf;
3011 if (mult
== 0 || mult
== 1)
3012 mode
= 1; /* Bypass */
3017 fprintf(stderr
, "%s: bad EN_DPLL\n", __FUNCTION__
);
3019 case 1: /* Low-power bypass mode (Default) */
3020 case 2: /* Fast-relock bypass mode */
3021 omap_clk_setrate(dpll
, 1, 1);
3022 omap_clk_setrate(dpll_x2
, 1, 1);
3024 case 3: /* Lock mode */
3025 s
->dpll_lock
= 1; /* After 20 FINT cycles (ref_clk / (div + 1)). */
3027 omap_clk_setrate(dpll
, div
+ 1, mult
);
3028 omap_clk_setrate(dpll_x2
, div
+ 1, mult
* 2);
3032 switch ((s
->clksel
[6] >> 0) & 3) {
3034 omap_clk_reparent(core
, omap_findclk(s
->mpu
, "clk32-kHz"));
3037 omap_clk_reparent(core
, dpll
);
3041 omap_clk_reparent(core
, dpll_x2
);
3044 fprintf(stderr
, "%s: bad CORE_CLK_SRC\n", __FUNCTION__
);
3049 static void omap_prcm_write(void *opaque
, target_phys_addr_t addr
,
3052 struct omap_prcm_s
*s
= (struct omap_prcm_s
*) opaque
;
3053 int offset
= addr
- s
->base
;
3056 case 0x000: /* PRCM_REVISION */
3057 case 0x054: /* PRCM_VOLTST */
3058 case 0x084: /* PRCM_CLKCFG_STATUS */
3059 case 0x1e4: /* PM_PWSTST_MPU */
3060 case 0x220: /* CM_IDLEST1_CORE */
3061 case 0x224: /* CM_IDLEST2_CORE */
3062 case 0x22c: /* CM_IDLEST4_CORE */
3063 case 0x2c8: /* PM_WKDEP_CORE */
3064 case 0x2e4: /* PM_PWSTST_CORE */
3065 case 0x320: /* CM_IDLEST_GFX */
3066 case 0x3e4: /* PM_PWSTST_GFX */
3067 case 0x420: /* CM_IDLEST_WKUP */
3068 case 0x520: /* CM_IDLEST_CKGEN */
3069 case 0x820: /* CM_IDLEST_DSP */
3070 case 0x8e4: /* PM_PWSTST_DSP */
3074 case 0x010: /* PRCM_SYSCONFIG */
3075 s
->sysconfig
= value
& 1;
3078 case 0x018: /* PRCM_IRQSTATUS_MPU */
3079 s
->irqst
[0] &= ~value
;
3080 omap_prcm_int_update(s
, 0);
3082 case 0x01c: /* PRCM_IRQENABLE_MPU */
3083 s
->irqen
[0] = value
& 0x3f;
3084 omap_prcm_int_update(s
, 0);
3087 case 0x050: /* PRCM_VOLTCTRL */
3088 s
->voltctrl
= value
& 0xf1c3;
3091 case 0x060: /* PRCM_CLKSRC_CTRL */
3092 s
->clksrc
[0] = value
& 0xdb;
3093 /* TODO update clocks */
3096 case 0x070: /* PRCM_CLKOUT_CTRL */
3097 s
->clkout
[0] = value
& 0xbbbb;
3098 /* TODO update clocks */
3101 case 0x078: /* PRCM_CLKEMUL_CTRL */
3102 s
->clkemul
[0] = value
& 1;
3103 /* TODO update clocks */
3106 case 0x080: /* PRCM_CLKCFG_CTRL */
3109 case 0x090: /* PRCM_VOLTSETUP */
3110 s
->setuptime
[0] = value
& 0xffff;
3112 case 0x094: /* PRCM_CLKSSETUP */
3113 s
->setuptime
[1] = value
& 0xffff;
3116 case 0x098: /* PRCM_POLCTRL */
3117 s
->clkpol
[0] = value
& 0x701;
3120 case 0x0b0: /* GENERAL_PURPOSE1 */
3121 case 0x0b4: /* GENERAL_PURPOSE2 */
3122 case 0x0b8: /* GENERAL_PURPOSE3 */
3123 case 0x0bc: /* GENERAL_PURPOSE4 */
3124 case 0x0c0: /* GENERAL_PURPOSE5 */
3125 case 0x0c4: /* GENERAL_PURPOSE6 */
3126 case 0x0c8: /* GENERAL_PURPOSE7 */
3127 case 0x0cc: /* GENERAL_PURPOSE8 */
3128 case 0x0d0: /* GENERAL_PURPOSE9 */
3129 case 0x0d4: /* GENERAL_PURPOSE10 */
3130 case 0x0d8: /* GENERAL_PURPOSE11 */
3131 case 0x0dc: /* GENERAL_PURPOSE12 */
3132 case 0x0e0: /* GENERAL_PURPOSE13 */
3133 case 0x0e4: /* GENERAL_PURPOSE14 */
3134 case 0x0e8: /* GENERAL_PURPOSE15 */
3135 case 0x0ec: /* GENERAL_PURPOSE16 */
3136 case 0x0f0: /* GENERAL_PURPOSE17 */
3137 case 0x0f4: /* GENERAL_PURPOSE18 */
3138 case 0x0f8: /* GENERAL_PURPOSE19 */
3139 case 0x0fc: /* GENERAL_PURPOSE20 */
3140 s
->scratch
[(offset
- 0xb0) >> 2] = value
;
3143 case 0x140: /* CM_CLKSEL_MPU */
3144 s
->clksel
[0] = value
& 0x1f;
3145 /* TODO update clocks */
3147 case 0x148: /* CM_CLKSTCTRL_MPU */
3148 s
->clkctrl
[0] = value
& 0x1f;
3151 case 0x158: /* RM_RSTST_MPU */
3152 s
->rst
[0] &= ~value
;
3154 case 0x1c8: /* PM_WKDEP_MPU */
3155 s
->wkup
[0] = value
& 0x15;
3158 case 0x1d4: /* PM_EVGENCTRL_MPU */
3159 s
->ev
= value
& 0x1f;
3161 case 0x1d8: /* PM_EVEGENONTIM_MPU */
3162 s
->evtime
[0] = value
;
3164 case 0x1dc: /* PM_EVEGENOFFTIM_MPU */
3165 s
->evtime
[1] = value
;
3168 case 0x1e0: /* PM_PWSTCTRL_MPU */
3169 s
->power
[0] = value
& 0xc0f;
3172 case 0x200: /* CM_FCLKEN1_CORE */
3173 s
->clken
[0] = value
& 0xbfffffff;
3174 /* TODO update clocks */
3175 /* The EN_EAC bit only gets/puts func_96m_clk. */
3177 case 0x204: /* CM_FCLKEN2_CORE */
3178 s
->clken
[1] = value
& 0x00000007;
3179 /* TODO update clocks */
3181 case 0x210: /* CM_ICLKEN1_CORE */
3182 s
->clken
[2] = value
& 0xfffffff9;
3183 /* TODO update clocks */
3184 /* The EN_EAC bit only gets/puts core_l4_iclk. */
3186 case 0x214: /* CM_ICLKEN2_CORE */
3187 s
->clken
[3] = value
& 0x00000007;
3188 /* TODO update clocks */
3190 case 0x21c: /* CM_ICLKEN4_CORE */
3191 s
->clken
[4] = value
& 0x0000001f;
3192 /* TODO update clocks */
3195 case 0x230: /* CM_AUTOIDLE1_CORE */
3196 s
->clkidle
[0] = value
& 0xfffffff9;
3197 /* TODO update clocks */
3199 case 0x234: /* CM_AUTOIDLE2_CORE */
3200 s
->clkidle
[1] = value
& 0x00000007;
3201 /* TODO update clocks */
3203 case 0x238: /* CM_AUTOIDLE3_CORE */
3204 s
->clkidle
[2] = value
& 0x00000007;
3205 /* TODO update clocks */
3207 case 0x23c: /* CM_AUTOIDLE4_CORE */
3208 s
->clkidle
[3] = value
& 0x0000001f;
3209 /* TODO update clocks */
3212 case 0x240: /* CM_CLKSEL1_CORE */
3213 s
->clksel
[1] = value
& 0x0fffbf7f;
3214 /* TODO update clocks */
3217 case 0x244: /* CM_CLKSEL2_CORE */
3218 s
->clksel
[2] = value
& 0x00fffffc;
3219 /* TODO update clocks */
3222 case 0x248: /* CM_CLKSTCTRL_CORE */
3223 s
->clkctrl
[1] = value
& 0x7;
3226 case 0x2a0: /* PM_WKEN1_CORE */
3227 s
->wken
[0] = value
& 0x04667ff8;
3229 case 0x2a4: /* PM_WKEN2_CORE */
3230 s
->wken
[1] = value
& 0x00000005;
3233 case 0x2b0: /* PM_WKST1_CORE */
3234 s
->wkst
[0] &= ~value
;
3236 case 0x2b4: /* PM_WKST2_CORE */
3237 s
->wkst
[1] &= ~value
;
3240 case 0x2e0: /* PM_PWSTCTRL_CORE */
3241 s
->power
[1] = (value
& 0x00fc3f) | (1 << 2);
3244 case 0x300: /* CM_FCLKEN_GFX */
3245 s
->clken
[5] = value
& 6;
3246 /* TODO update clocks */
3248 case 0x310: /* CM_ICLKEN_GFX */
3249 s
->clken
[6] = value
& 1;
3250 /* TODO update clocks */
3252 case 0x340: /* CM_CLKSEL_GFX */
3253 s
->clksel
[3] = value
& 7;
3254 /* TODO update clocks */
3256 case 0x348: /* CM_CLKSTCTRL_GFX */
3257 s
->clkctrl
[2] = value
& 1;
3259 case 0x350: /* RM_RSTCTRL_GFX */
3260 s
->rstctrl
[0] = value
& 1;
3263 case 0x358: /* RM_RSTST_GFX */
3264 s
->rst
[1] &= ~value
;
3266 case 0x3c8: /* PM_WKDEP_GFX */
3267 s
->wkup
[1] = value
& 0x13;
3269 case 0x3e0: /* PM_PWSTCTRL_GFX */
3270 s
->power
[2] = (value
& 0x00c0f) | (3 << 2);
3273 case 0x400: /* CM_FCLKEN_WKUP */
3274 s
->clken
[7] = value
& 0xd;
3275 /* TODO update clocks */
3277 case 0x410: /* CM_ICLKEN_WKUP */
3278 s
->clken
[8] = value
& 0x3f;
3279 /* TODO update clocks */
3281 case 0x430: /* CM_AUTOIDLE_WKUP */
3282 s
->clkidle
[4] = value
& 0x0000003f;
3283 /* TODO update clocks */
3285 case 0x440: /* CM_CLKSEL_WKUP */
3286 s
->clksel
[4] = value
& 3;
3287 /* TODO update clocks */
3289 case 0x450: /* RM_RSTCTRL_WKUP */
3292 qemu_system_reset_request();
3294 case 0x454: /* RM_RSTTIME_WKUP */
3295 s
->rsttime_wkup
= value
& 0x1fff;
3297 case 0x458: /* RM_RSTST_WKUP */
3298 s
->rst
[2] &= ~value
;
3300 case 0x4a0: /* PM_WKEN_WKUP */
3301 s
->wken
[2] = value
& 0x00000005;
3303 case 0x4b0: /* PM_WKST_WKUP */
3304 s
->wkst
[2] &= ~value
;
3307 case 0x500: /* CM_CLKEN_PLL */
3308 if (value
& 0xffffff30)
3309 fprintf(stderr
, "%s: write 0s in CM_CLKEN_PLL for "
3310 "future compatiblity\n", __FUNCTION__
);
3311 if ((s
->clken
[9] ^ value
) & 0xcc) {
3312 s
->clken
[9] &= ~0xcc;
3313 s
->clken
[9] |= value
& 0xcc;
3314 omap_prcm_apll_update(s
);
3316 if ((s
->clken
[9] ^ value
) & 3) {
3318 s
->clken
[9] |= value
& 3;
3319 omap_prcm_dpll_update(s
);
3322 case 0x530: /* CM_AUTOIDLE_PLL */
3323 s
->clkidle
[5] = value
& 0x000000cf;
3324 /* TODO update clocks */
3326 case 0x540: /* CM_CLKSEL1_PLL */
3327 if (value
& 0xfc4000d7)
3328 fprintf(stderr
, "%s: write 0s in CM_CLKSEL1_PLL for "
3329 "future compatiblity\n", __FUNCTION__
);
3330 if ((s
->clksel
[5] ^ value
) & 0x003fff00) {
3331 s
->clksel
[5] = value
& 0x03bfff28;
3332 omap_prcm_dpll_update(s
);
3334 /* TODO update the other clocks */
3336 s
->clksel
[5] = value
& 0x03bfff28;
3338 case 0x544: /* CM_CLKSEL2_PLL */
3340 fprintf(stderr
, "%s: write 0s in CM_CLKSEL2_PLL[31:2] for "
3341 "future compatiblity\n", __FUNCTION__
);
3342 if (s
->clksel
[6] != (value
& 3)) {
3343 s
->clksel
[6] = value
& 3;
3344 omap_prcm_dpll_update(s
);
3348 case 0x800: /* CM_FCLKEN_DSP */
3349 s
->clken
[10] = value
& 0x501;
3350 /* TODO update clocks */
3352 case 0x810: /* CM_ICLKEN_DSP */
3353 s
->clken
[11] = value
& 0x2;
3354 /* TODO update clocks */
3356 case 0x830: /* CM_AUTOIDLE_DSP */
3357 s
->clkidle
[6] = value
& 0x2;
3358 /* TODO update clocks */
3360 case 0x840: /* CM_CLKSEL_DSP */
3361 s
->clksel
[7] = value
& 0x3fff;
3362 /* TODO update clocks */
3364 case 0x848: /* CM_CLKSTCTRL_DSP */
3365 s
->clkctrl
[3] = value
& 0x101;
3367 case 0x850: /* RM_RSTCTRL_DSP */
3370 case 0x858: /* RM_RSTST_DSP */
3371 s
->rst
[3] &= ~value
;
3373 case 0x8c8: /* PM_WKDEP_DSP */
3374 s
->wkup
[2] = value
& 0x13;
3376 case 0x8e0: /* PM_PWSTCTRL_DSP */
3377 s
->power
[3] = (value
& 0x03017) | (3 << 2);
3380 case 0x8f0: /* PRCM_IRQSTATUS_DSP */
3381 s
->irqst
[1] &= ~value
;
3382 omap_prcm_int_update(s
, 1);
3384 case 0x8f4: /* PRCM_IRQENABLE_DSP */
3385 s
->irqen
[1] = value
& 0x7;
3386 omap_prcm_int_update(s
, 1);
3389 case 0x8f8: /* PRCM_IRQSTATUS_IVA */
3390 s
->irqst
[2] &= ~value
;
3391 omap_prcm_int_update(s
, 2);
3393 case 0x8fc: /* PRCM_IRQENABLE_IVA */
3394 s
->irqen
[2] = value
& 0x7;
3395 omap_prcm_int_update(s
, 2);
3404 static CPUReadMemoryFunc
*omap_prcm_readfn
[] = {
3405 omap_badwidth_read32
,
3406 omap_badwidth_read32
,
3410 static CPUWriteMemoryFunc
*omap_prcm_writefn
[] = {
3411 omap_badwidth_write32
,
3412 omap_badwidth_write32
,
3416 static void omap_prcm_reset(struct omap_prcm_s
*s
)
3425 s
->voltctrl
= 0x1040;
3447 s
->clkidle
[5] = 0x0c;
3449 s
->clksel
[0] = 0x01;
3450 s
->clksel
[1] = 0x02100121;
3451 s
->clksel
[2] = 0x00000000;
3452 s
->clksel
[3] = 0x01;
3454 s
->clksel
[7] = 0x0121;
3458 s
->wken
[0] = 0x04667ff8;
3459 s
->wken
[1] = 0x00000005;
3464 s
->power
[0] = 0x00c;
3466 s
->power
[2] = 0x0000c;
3470 omap_prcm_apll_update(s
);
3471 omap_prcm_dpll_update(s
);
3474 static void omap_prcm_coldreset(struct omap_prcm_s
*s
)
3476 s
->setuptime
[0] = 0;
3477 s
->setuptime
[1] = 0;
3478 memset(&s
->scratch
, 0, sizeof(s
->scratch
));
3487 s
->clksrc
[0] = 0x43;
3488 s
->clkout
[0] = 0x0303;
3490 s
->clkpol
[0] = 0x100;
3491 s
->rsttime_wkup
= 0x1002;
3496 struct omap_prcm_s
*omap_prcm_init(struct omap_target_agent_s
*ta
,
3497 qemu_irq mpu_int
, qemu_irq dsp_int
, qemu_irq iva_int
,
3498 struct omap_mpu_state_s
*mpu
)
3501 struct omap_prcm_s
*s
= (struct omap_prcm_s
*)
3502 qemu_mallocz(sizeof(struct omap_prcm_s
));
3504 s
->irq
[0] = mpu_int
;
3505 s
->irq
[1] = dsp_int
;
3506 s
->irq
[2] = iva_int
;
3508 omap_prcm_coldreset(s
);
3510 iomemtype
= l4_register_io_memory(0, omap_prcm_readfn
,
3511 omap_prcm_writefn
, s
);
3512 s
->base
= omap_l4_attach(ta
, 0, iomemtype
);
3513 omap_l4_attach(ta
, 1, iomemtype
);
3518 /* System and Pinout control */
3519 struct omap_sysctl_s
{
3520 target_phys_addr_t base
;
3521 struct omap_mpu_state_s
*mpu
;
3526 uint32_t padconf
[0x45];
3528 uint32_t msuspendmux
[5];
3531 static uint32_t omap_sysctl_read(void *opaque
, target_phys_addr_t addr
)
3533 struct omap_sysctl_s
*s
= (struct omap_sysctl_s
*) opaque
;
3534 int offset
= addr
- s
->base
;
3537 case 0x000: /* CONTROL_REVISION */
3540 case 0x010: /* CONTROL_SYSCONFIG */
3541 return s
->sysconfig
;
3543 case 0x030 ... 0x140: /* CONTROL_PADCONF - only used in the POP */
3544 return s
->padconf
[(offset
- 0x30) >> 2];
3546 case 0x270: /* CONTROL_DEBOBS */
3549 case 0x274: /* CONTROL_DEVCONF */
3550 return s
->devconfig
;
3552 case 0x28c: /* CONTROL_EMU_SUPPORT */
3555 case 0x290: /* CONTROL_MSUSPENDMUX_0 */
3556 return s
->msuspendmux
[0];
3557 case 0x294: /* CONTROL_MSUSPENDMUX_1 */
3558 return s
->msuspendmux
[1];
3559 case 0x298: /* CONTROL_MSUSPENDMUX_2 */
3560 return s
->msuspendmux
[2];
3561 case 0x29c: /* CONTROL_MSUSPENDMUX_3 */
3562 return s
->msuspendmux
[3];
3563 case 0x2a0: /* CONTROL_MSUSPENDMUX_4 */
3564 return s
->msuspendmux
[4];
3565 case 0x2a4: /* CONTROL_MSUSPENDMUX_5 */
3568 case 0x2b8: /* CONTROL_PSA_CTRL */
3569 return s
->psaconfig
;
3570 case 0x2bc: /* CONTROL_PSA_CMD */
3571 case 0x2c0: /* CONTROL_PSA_VALUE */
3574 case 0x2b0: /* CONTROL_SEC_CTRL */
3576 case 0x2d0: /* CONTROL_SEC_EMU */
3578 case 0x2d4: /* CONTROL_SEC_TAP */
3580 case 0x2b4: /* CONTROL_SEC_TEST */
3581 case 0x2f0: /* CONTROL_SEC_STATUS */
3582 case 0x2f4: /* CONTROL_SEC_ERR_STATUS */
3583 /* Secure mode is not present on general-pusrpose device. Outside
3584 * secure mode these values cannot be read or written. */
3587 case 0x2d8: /* CONTROL_OCM_RAM_PERM */
3589 case 0x2dc: /* CONTROL_OCM_PUB_RAM_ADD */
3590 case 0x2e0: /* CONTROL_EXT_SEC_RAM_START_ADD */
3591 case 0x2e4: /* CONTROL_EXT_SEC_RAM_STOP_ADD */
3592 /* No secure mode so no Extended Secure RAM present. */
3595 case 0x2f8: /* CONTROL_STATUS */
3596 /* Device Type => General-purpose */
3598 case 0x2fc: /* CONTROL_GENERAL_PURPOSE_STATUS */
3600 case 0x300: /* CONTROL_RPUB_KEY_H_0 */
3601 case 0x304: /* CONTROL_RPUB_KEY_H_1 */
3602 case 0x308: /* CONTROL_RPUB_KEY_H_2 */
3603 case 0x30c: /* CONTROL_RPUB_KEY_H_3 */
3606 case 0x310: /* CONTROL_RAND_KEY_0 */
3607 case 0x314: /* CONTROL_RAND_KEY_1 */
3608 case 0x318: /* CONTROL_RAND_KEY_2 */
3609 case 0x31c: /* CONTROL_RAND_KEY_3 */
3610 case 0x320: /* CONTROL_CUST_KEY_0 */
3611 case 0x324: /* CONTROL_CUST_KEY_1 */
3612 case 0x330: /* CONTROL_TEST_KEY_0 */
3613 case 0x334: /* CONTROL_TEST_KEY_1 */
3614 case 0x338: /* CONTROL_TEST_KEY_2 */
3615 case 0x33c: /* CONTROL_TEST_KEY_3 */
3616 case 0x340: /* CONTROL_TEST_KEY_4 */
3617 case 0x344: /* CONTROL_TEST_KEY_5 */
3618 case 0x348: /* CONTROL_TEST_KEY_6 */
3619 case 0x34c: /* CONTROL_TEST_KEY_7 */
3620 case 0x350: /* CONTROL_TEST_KEY_8 */
3621 case 0x354: /* CONTROL_TEST_KEY_9 */
3622 /* Can only be accessed in secure mode and when C_FieldAccEnable
3623 * bit is set in CONTROL_SEC_CTRL.
3624 * TODO: otherwise an interconnect access error is generated. */
3632 static void omap_sysctl_write(void *opaque
, target_phys_addr_t addr
,
3635 struct omap_sysctl_s
*s
= (struct omap_sysctl_s
*) opaque
;
3636 int offset
= addr
- s
->base
;
3639 case 0x000: /* CONTROL_REVISION */
3640 case 0x2a4: /* CONTROL_MSUSPENDMUX_5 */
3641 case 0x2c0: /* CONTROL_PSA_VALUE */
3642 case 0x2f8: /* CONTROL_STATUS */
3643 case 0x2fc: /* CONTROL_GENERAL_PURPOSE_STATUS */
3644 case 0x300: /* CONTROL_RPUB_KEY_H_0 */
3645 case 0x304: /* CONTROL_RPUB_KEY_H_1 */
3646 case 0x308: /* CONTROL_RPUB_KEY_H_2 */
3647 case 0x30c: /* CONTROL_RPUB_KEY_H_3 */
3648 case 0x310: /* CONTROL_RAND_KEY_0 */
3649 case 0x314: /* CONTROL_RAND_KEY_1 */
3650 case 0x318: /* CONTROL_RAND_KEY_2 */
3651 case 0x31c: /* CONTROL_RAND_KEY_3 */
3652 case 0x320: /* CONTROL_CUST_KEY_0 */
3653 case 0x324: /* CONTROL_CUST_KEY_1 */
3654 case 0x330: /* CONTROL_TEST_KEY_0 */
3655 case 0x334: /* CONTROL_TEST_KEY_1 */
3656 case 0x338: /* CONTROL_TEST_KEY_2 */
3657 case 0x33c: /* CONTROL_TEST_KEY_3 */
3658 case 0x340: /* CONTROL_TEST_KEY_4 */
3659 case 0x344: /* CONTROL_TEST_KEY_5 */
3660 case 0x348: /* CONTROL_TEST_KEY_6 */
3661 case 0x34c: /* CONTROL_TEST_KEY_7 */
3662 case 0x350: /* CONTROL_TEST_KEY_8 */
3663 case 0x354: /* CONTROL_TEST_KEY_9 */
3667 case 0x010: /* CONTROL_SYSCONFIG */
3668 s
->sysconfig
= value
& 0x1e;
3671 case 0x030 ... 0x140: /* CONTROL_PADCONF - only used in the POP */
3672 /* XXX: should check constant bits */
3673 s
->padconf
[(offset
- 0x30) >> 2] = value
& 0x1f1f1f1f;
3676 case 0x270: /* CONTROL_DEBOBS */
3677 s
->obs
= value
& 0xff;
3680 case 0x274: /* CONTROL_DEVCONF */
3681 s
->devconfig
= value
& 0xffffc7ff;
3684 case 0x28c: /* CONTROL_EMU_SUPPORT */
3687 case 0x290: /* CONTROL_MSUSPENDMUX_0 */
3688 s
->msuspendmux
[0] = value
& 0x3fffffff;
3690 case 0x294: /* CONTROL_MSUSPENDMUX_1 */
3691 s
->msuspendmux
[1] = value
& 0x3fffffff;
3693 case 0x298: /* CONTROL_MSUSPENDMUX_2 */
3694 s
->msuspendmux
[2] = value
& 0x3fffffff;
3696 case 0x29c: /* CONTROL_MSUSPENDMUX_3 */
3697 s
->msuspendmux
[3] = value
& 0x3fffffff;
3699 case 0x2a0: /* CONTROL_MSUSPENDMUX_4 */
3700 s
->msuspendmux
[4] = value
& 0x3fffffff;
3703 case 0x2b8: /* CONTROL_PSA_CTRL */
3704 s
->psaconfig
= value
& 0x1c;
3705 s
->psaconfig
|= (value
& 0x20) ? 2 : 1;
3707 case 0x2bc: /* CONTROL_PSA_CMD */
3710 case 0x2b0: /* CONTROL_SEC_CTRL */
3711 case 0x2b4: /* CONTROL_SEC_TEST */
3712 case 0x2d0: /* CONTROL_SEC_EMU */
3713 case 0x2d4: /* CONTROL_SEC_TAP */
3714 case 0x2d8: /* CONTROL_OCM_RAM_PERM */
3715 case 0x2dc: /* CONTROL_OCM_PUB_RAM_ADD */
3716 case 0x2e0: /* CONTROL_EXT_SEC_RAM_START_ADD */
3717 case 0x2e4: /* CONTROL_EXT_SEC_RAM_STOP_ADD */
3718 case 0x2f0: /* CONTROL_SEC_STATUS */
3719 case 0x2f4: /* CONTROL_SEC_ERR_STATUS */
3728 static CPUReadMemoryFunc
*omap_sysctl_readfn
[] = {
3729 omap_badwidth_read32
, /* TODO */
3730 omap_badwidth_read32
, /* TODO */
3734 static CPUWriteMemoryFunc
*omap_sysctl_writefn
[] = {
3735 omap_badwidth_write32
, /* TODO */
3736 omap_badwidth_write32
, /* TODO */
3740 static void omap_sysctl_reset(struct omap_sysctl_s
*s
)
3742 /* (power-on reset) */
3745 s
->devconfig
= 0x0c000000;
3746 s
->msuspendmux
[0] = 0x00000000;
3747 s
->msuspendmux
[1] = 0x00000000;
3748 s
->msuspendmux
[2] = 0x00000000;
3749 s
->msuspendmux
[3] = 0x00000000;
3750 s
->msuspendmux
[4] = 0x00000000;
3753 s
->padconf
[0x00] = 0x000f0f0f;
3754 s
->padconf
[0x01] = 0x00000000;
3755 s
->padconf
[0x02] = 0x00000000;
3756 s
->padconf
[0x03] = 0x00000000;
3757 s
->padconf
[0x04] = 0x00000000;
3758 s
->padconf
[0x05] = 0x00000000;
3759 s
->padconf
[0x06] = 0x00000000;
3760 s
->padconf
[0x07] = 0x00000000;
3761 s
->padconf
[0x08] = 0x08080800;
3762 s
->padconf
[0x09] = 0x08080808;
3763 s
->padconf
[0x0a] = 0x08080808;
3764 s
->padconf
[0x0b] = 0x08080808;
3765 s
->padconf
[0x0c] = 0x08080808;
3766 s
->padconf
[0x0d] = 0x08080800;
3767 s
->padconf
[0x0e] = 0x08080808;
3768 s
->padconf
[0x0f] = 0x08080808;
3769 s
->padconf
[0x10] = 0x18181808; /* | 0x07070700 if SBoot3 */
3770 s
->padconf
[0x11] = 0x18181818; /* | 0x07070707 if SBoot3 */
3771 s
->padconf
[0x12] = 0x18181818; /* | 0x07070707 if SBoot3 */
3772 s
->padconf
[0x13] = 0x18181818; /* | 0x07070707 if SBoot3 */
3773 s
->padconf
[0x14] = 0x18181818; /* | 0x00070707 if SBoot3 */
3774 s
->padconf
[0x15] = 0x18181818;
3775 s
->padconf
[0x16] = 0x18181818; /* | 0x07000000 if SBoot3 */
3776 s
->padconf
[0x17] = 0x1f001f00;
3777 s
->padconf
[0x18] = 0x1f1f1f1f;
3778 s
->padconf
[0x19] = 0x00000000;
3779 s
->padconf
[0x1a] = 0x1f180000;
3780 s
->padconf
[0x1b] = 0x00001f1f;
3781 s
->padconf
[0x1c] = 0x1f001f00;
3782 s
->padconf
[0x1d] = 0x00000000;
3783 s
->padconf
[0x1e] = 0x00000000;
3784 s
->padconf
[0x1f] = 0x08000000;
3785 s
->padconf
[0x20] = 0x08080808;
3786 s
->padconf
[0x21] = 0x08080808;
3787 s
->padconf
[0x22] = 0x0f080808;
3788 s
->padconf
[0x23] = 0x0f0f0f0f;
3789 s
->padconf
[0x24] = 0x000f0f0f;
3790 s
->padconf
[0x25] = 0x1f1f1f0f;
3791 s
->padconf
[0x26] = 0x080f0f1f;
3792 s
->padconf
[0x27] = 0x070f1808;
3793 s
->padconf
[0x28] = 0x0f070707;
3794 s
->padconf
[0x29] = 0x000f0f1f;
3795 s
->padconf
[0x2a] = 0x0f0f0f1f;
3796 s
->padconf
[0x2b] = 0x08000000;
3797 s
->padconf
[0x2c] = 0x0000001f;
3798 s
->padconf
[0x2d] = 0x0f0f1f00;
3799 s
->padconf
[0x2e] = 0x1f1f0f0f;
3800 s
->padconf
[0x2f] = 0x0f1f1f1f;
3801 s
->padconf
[0x30] = 0x0f0f0f0f;
3802 s
->padconf
[0x31] = 0x0f1f0f1f;
3803 s
->padconf
[0x32] = 0x0f0f0f0f;
3804 s
->padconf
[0x33] = 0x0f1f0f1f;
3805 s
->padconf
[0x34] = 0x1f1f0f0f;
3806 s
->padconf
[0x35] = 0x0f0f1f1f;
3807 s
->padconf
[0x36] = 0x0f0f1f0f;
3808 s
->padconf
[0x37] = 0x0f0f0f0f;
3809 s
->padconf
[0x38] = 0x1f18180f;
3810 s
->padconf
[0x39] = 0x1f1f1f1f;
3811 s
->padconf
[0x3a] = 0x00001f1f;
3812 s
->padconf
[0x3b] = 0x00000000;
3813 s
->padconf
[0x3c] = 0x00000000;
3814 s
->padconf
[0x3d] = 0x0f0f0f0f;
3815 s
->padconf
[0x3e] = 0x18000f0f;
3816 s
->padconf
[0x3f] = 0x00070000;
3817 s
->padconf
[0x40] = 0x00000707;
3818 s
->padconf
[0x41] = 0x0f1f0700;
3819 s
->padconf
[0x42] = 0x1f1f070f;
3820 s
->padconf
[0x43] = 0x0008081f;
3821 s
->padconf
[0x44] = 0x00000800;
3824 struct omap_sysctl_s
*omap_sysctl_init(struct omap_target_agent_s
*ta
,
3825 omap_clk iclk
, struct omap_mpu_state_s
*mpu
)
3828 struct omap_sysctl_s
*s
= (struct omap_sysctl_s
*)
3829 qemu_mallocz(sizeof(struct omap_sysctl_s
));
3832 omap_sysctl_reset(s
);
3834 iomemtype
= l4_register_io_memory(0, omap_sysctl_readfn
,
3835 omap_sysctl_writefn
, s
);
3836 s
->base
= omap_l4_attach(ta
, 0, iomemtype
);
3837 omap_l4_attach(ta
, 0, iomemtype
);
3842 /* SDRAM Controller Subsystem */
3843 struct omap_sdrc_s
{
3844 target_phys_addr_t base
;
3849 static void omap_sdrc_reset(struct omap_sdrc_s
*s
)
3854 static uint32_t omap_sdrc_read(void *opaque
, target_phys_addr_t addr
)
3856 struct omap_sdrc_s
*s
= (struct omap_sdrc_s
*) opaque
;
3857 int offset
= addr
- s
->base
;
3860 case 0x00: /* SDRC_REVISION */
3863 case 0x10: /* SDRC_SYSCONFIG */
3866 case 0x14: /* SDRC_SYSSTATUS */
3867 return 1; /* RESETDONE */
3869 case 0x40: /* SDRC_CS_CFG */
3870 case 0x44: /* SDRC_SHARING */
3871 case 0x48: /* SDRC_ERR_ADDR */
3872 case 0x4c: /* SDRC_ERR_TYPE */
3873 case 0x60: /* SDRC_DLLA_SCTRL */
3874 case 0x64: /* SDRC_DLLA_STATUS */
3875 case 0x68: /* SDRC_DLLB_CTRL */
3876 case 0x6c: /* SDRC_DLLB_STATUS */
3877 case 0x70: /* SDRC_POWER */
3878 case 0x80: /* SDRC_MCFG_0 */
3879 case 0x84: /* SDRC_MR_0 */
3880 case 0x88: /* SDRC_EMR1_0 */
3881 case 0x8c: /* SDRC_EMR2_0 */
3882 case 0x90: /* SDRC_EMR3_0 */
3883 case 0x94: /* SDRC_DCDL1_CTRL */
3884 case 0x98: /* SDRC_DCDL2_CTRL */
3885 case 0x9c: /* SDRC_ACTIM_CTRLA_0 */
3886 case 0xa0: /* SDRC_ACTIM_CTRLB_0 */
3887 case 0xa4: /* SDRC_RFR_CTRL_0 */
3888 case 0xa8: /* SDRC_MANUAL_0 */
3889 case 0xb0: /* SDRC_MCFG_1 */
3890 case 0xb4: /* SDRC_MR_1 */
3891 case 0xb8: /* SDRC_EMR1_1 */
3892 case 0xbc: /* SDRC_EMR2_1 */
3893 case 0xc0: /* SDRC_EMR3_1 */
3894 case 0xc4: /* SDRC_ACTIM_CTRLA_1 */
3895 case 0xc8: /* SDRC_ACTIM_CTRLB_1 */
3896 case 0xd4: /* SDRC_RFR_CTRL_1 */
3897 case 0xd8: /* SDRC_MANUAL_1 */
3905 static void omap_sdrc_write(void *opaque
, target_phys_addr_t addr
,
3908 struct omap_sdrc_s
*s
= (struct omap_sdrc_s
*) opaque
;
3909 int offset
= addr
- s
->base
;
3912 case 0x00: /* SDRC_REVISION */
3913 case 0x14: /* SDRC_SYSSTATUS */
3914 case 0x48: /* SDRC_ERR_ADDR */
3915 case 0x64: /* SDRC_DLLA_STATUS */
3916 case 0x6c: /* SDRC_DLLB_STATUS */
3920 case 0x10: /* SDRC_SYSCONFIG */
3921 if ((value
>> 3) != 0x2)
3922 fprintf(stderr
, "%s: bad SDRAM idle mode %i\n",
3923 __FUNCTION__
, value
>> 3);
3926 s
->config
= value
& 0x18;
3929 case 0x40: /* SDRC_CS_CFG */
3930 case 0x44: /* SDRC_SHARING */
3931 case 0x4c: /* SDRC_ERR_TYPE */
3932 case 0x60: /* SDRC_DLLA_SCTRL */
3933 case 0x68: /* SDRC_DLLB_CTRL */
3934 case 0x70: /* SDRC_POWER */
3935 case 0x80: /* SDRC_MCFG_0 */
3936 case 0x84: /* SDRC_MR_0 */
3937 case 0x88: /* SDRC_EMR1_0 */
3938 case 0x8c: /* SDRC_EMR2_0 */
3939 case 0x90: /* SDRC_EMR3_0 */
3940 case 0x94: /* SDRC_DCDL1_CTRL */
3941 case 0x98: /* SDRC_DCDL2_CTRL */
3942 case 0x9c: /* SDRC_ACTIM_CTRLA_0 */
3943 case 0xa0: /* SDRC_ACTIM_CTRLB_0 */
3944 case 0xa4: /* SDRC_RFR_CTRL_0 */
3945 case 0xa8: /* SDRC_MANUAL_0 */
3946 case 0xb0: /* SDRC_MCFG_1 */
3947 case 0xb4: /* SDRC_MR_1 */
3948 case 0xb8: /* SDRC_EMR1_1 */
3949 case 0xbc: /* SDRC_EMR2_1 */
3950 case 0xc0: /* SDRC_EMR3_1 */
3951 case 0xc4: /* SDRC_ACTIM_CTRLA_1 */
3952 case 0xc8: /* SDRC_ACTIM_CTRLB_1 */
3953 case 0xd4: /* SDRC_RFR_CTRL_1 */
3954 case 0xd8: /* SDRC_MANUAL_1 */
3963 static CPUReadMemoryFunc
*omap_sdrc_readfn
[] = {
3964 omap_badwidth_read32
,
3965 omap_badwidth_read32
,
3969 static CPUWriteMemoryFunc
*omap_sdrc_writefn
[] = {
3970 omap_badwidth_write32
,
3971 omap_badwidth_write32
,
3975 struct omap_sdrc_s
*omap_sdrc_init(target_phys_addr_t base
)
3978 struct omap_sdrc_s
*s
= (struct omap_sdrc_s
*)
3979 qemu_mallocz(sizeof(struct omap_sdrc_s
));
3984 iomemtype
= cpu_register_io_memory(0, omap_sdrc_readfn
,
3985 omap_sdrc_writefn
, s
);
3986 cpu_register_physical_memory(s
->base
, 0x1000, iomemtype
);
3991 /* General-Purpose Memory Controller */
3992 struct omap_gpmc_s
{
3993 target_phys_addr_t base
;
4001 uint32_t prefconfig
[2];
4005 struct omap_gpmc_cs_file_s
{
4007 target_phys_addr_t base
;
4010 void (*base_update
)(void *opaque
, target_phys_addr_t
new);
4011 void (*unmap
)(void *opaque
);
4017 struct ecc_state_s ecc
[9];
4020 static void omap_gpmc_int_update(struct omap_gpmc_s
*s
)
4022 qemu_set_irq(s
->irq
, s
->irqen
& s
->irqst
);
4025 static void omap_gpmc_cs_map(struct omap_gpmc_cs_file_s
*f
, int base
, int mask
)
4027 /* TODO: check for overlapping regions and report access errors */
4028 if ((mask
!= 0x8 && mask
!= 0xc && mask
!= 0xe && mask
!= 0xf) ||
4029 (base
< 0 || base
>= 0x40) ||
4030 (base
& 0x0f & ~mask
)) {
4031 fprintf(stderr
, "%s: wrong cs address mapping/decoding!\n",
4039 f
->base
= base
<< 24;
4040 f
->size
= (0x0fffffff & ~(mask
<< 24)) + 1;
4041 /* TODO: rather than setting the size of the mapping (which should be
4042 * constant), the mask should cause wrapping of the address space, so
4043 * that the same memory becomes accessible at every <i>size</i> bytes
4044 * starting from <i>base</i>. */
4046 cpu_register_physical_memory(f
->base
, f
->size
, f
->iomemtype
);
4049 f
->base_update(f
->opaque
, f
->base
);
4052 static void omap_gpmc_cs_unmap(struct omap_gpmc_cs_file_s
*f
)
4056 f
->unmap(f
->opaque
);
4058 cpu_register_physical_memory(f
->base
, f
->size
, IO_MEM_UNASSIGNED
);
4064 static void omap_gpmc_reset(struct omap_gpmc_s
*s
)
4071 omap_gpmc_int_update(s
);
4074 s
->prefconfig
[0] = 0x00004000;
4075 s
->prefconfig
[1] = 0x00000000;
4079 for (i
= 0; i
< 8; i
++) {
4080 if (s
->cs_file
[i
].config
[6] & (1 << 6)) /* CSVALID */
4081 omap_gpmc_cs_unmap(s
->cs_file
+ i
);
4082 s
->cs_file
[i
].config
[0] = i
? 1 << 12 : 0;
4083 s
->cs_file
[i
].config
[1] = 0x101001;
4084 s
->cs_file
[i
].config
[2] = 0x020201;
4085 s
->cs_file
[i
].config
[3] = 0x10031003;
4086 s
->cs_file
[i
].config
[4] = 0x10f1111;
4087 s
->cs_file
[i
].config
[5] = 0;
4088 s
->cs_file
[i
].config
[6] = 0xf00 | (i
? 0 : 1 << 6);
4089 if (s
->cs_file
[i
].config
[6] & (1 << 6)) /* CSVALID */
4090 omap_gpmc_cs_map(&s
->cs_file
[i
],
4091 s
->cs_file
[i
].config
[6] & 0x1f, /* MASKADDR */
4092 (s
->cs_file
[i
].config
[6] >> 8 & 0xf)); /* BASEADDR */
4094 omap_gpmc_cs_map(s
->cs_file
, 0, 0xf);
4097 s
->ecc_cfg
= 0x3fcff000;
4098 for (i
= 0; i
< 9; i
++)
4099 ecc_reset(&s
->ecc
[i
]);
4102 static uint32_t omap_gpmc_read(void *opaque
, target_phys_addr_t addr
)
4104 struct omap_gpmc_s
*s
= (struct omap_gpmc_s
*) opaque
;
4105 int offset
= addr
- s
->base
;
4107 struct omap_gpmc_cs_file_s
*f
;
4110 case 0x000: /* GPMC_REVISION */
4113 case 0x010: /* GPMC_SYSCONFIG */
4114 return s
->sysconfig
;
4116 case 0x014: /* GPMC_SYSSTATUS */
4117 return 1; /* RESETDONE */
4119 case 0x018: /* GPMC_IRQSTATUS */
4122 case 0x01c: /* GPMC_IRQENABLE */
4125 case 0x040: /* GPMC_TIMEOUT_CONTROL */
4128 case 0x044: /* GPMC_ERR_ADDRESS */
4129 case 0x048: /* GPMC_ERR_TYPE */
4132 case 0x050: /* GPMC_CONFIG */
4135 case 0x054: /* GPMC_STATUS */
4138 case 0x060 ... 0x1d4:
4139 cs
= (offset
- 0x060) / 0x30;
4140 offset
-= cs
* 0x30;
4141 f
= s
->cs_file
+ cs
;
4142 switch (offset
- cs
* 0x30) {
4143 case 0x60: /* GPMC_CONFIG1 */
4144 return f
->config
[0];
4145 case 0x64: /* GPMC_CONFIG2 */
4146 return f
->config
[1];
4147 case 0x68: /* GPMC_CONFIG3 */
4148 return f
->config
[2];
4149 case 0x6c: /* GPMC_CONFIG4 */
4150 return f
->config
[3];
4151 case 0x70: /* GPMC_CONFIG5 */
4152 return f
->config
[4];
4153 case 0x74: /* GPMC_CONFIG6 */
4154 return f
->config
[5];
4155 case 0x78: /* GPMC_CONFIG7 */
4156 return f
->config
[6];
4157 case 0x84: /* GPMC_NAND_DATA */
4162 case 0x1e0: /* GPMC_PREFETCH_CONFIG1 */
4163 return s
->prefconfig
[0];
4164 case 0x1e4: /* GPMC_PREFETCH_CONFIG2 */
4165 return s
->prefconfig
[1];
4166 case 0x1ec: /* GPMC_PREFETCH_CONTROL */
4167 return s
->prefcontrol
;
4168 case 0x1f0: /* GPMC_PREFETCH_STATUS */
4169 return (s
->preffifo
<< 24) |
4171 ((s
->prefconfig
[0] >> 8) & 0x7f) ? 1 : 0) << 16) |
4174 case 0x1f4: /* GPMC_ECC_CONFIG */
4176 case 0x1f8: /* GPMC_ECC_CONTROL */
4178 case 0x1fc: /* GPMC_ECC_SIZE_CONFIG */
4180 case 0x200 ... 0x220: /* GPMC_ECC_RESULT */
4181 cs
= (offset
& 0x1f) >> 2;
4182 /* TODO: check correctness */
4184 ((s
->ecc
[cs
].cp
& 0x07) << 0) |
4185 ((s
->ecc
[cs
].cp
& 0x38) << 13) |
4186 ((s
->ecc
[cs
].lp
[0] & 0x1ff) << 3) |
4187 ((s
->ecc
[cs
].lp
[1] & 0x1ff) << 19);
4189 case 0x230: /* GPMC_TESTMODE_CTRL */
4191 case 0x234: /* GPMC_PSA_LSB */
4192 case 0x238: /* GPMC_PSA_MSB */
4200 static void omap_gpmc_write(void *opaque
, target_phys_addr_t addr
,
4203 struct omap_gpmc_s
*s
= (struct omap_gpmc_s
*) opaque
;
4204 int offset
= addr
- s
->base
;
4206 struct omap_gpmc_cs_file_s
*f
;
4209 case 0x000: /* GPMC_REVISION */
4210 case 0x014: /* GPMC_SYSSTATUS */
4211 case 0x054: /* GPMC_STATUS */
4212 case 0x1f0: /* GPMC_PREFETCH_STATUS */
4213 case 0x200 ... 0x220: /* GPMC_ECC_RESULT */
4214 case 0x234: /* GPMC_PSA_LSB */
4215 case 0x238: /* GPMC_PSA_MSB */
4219 case 0x010: /* GPMC_SYSCONFIG */
4220 if ((value
>> 3) == 0x3)
4221 fprintf(stderr
, "%s: bad SDRAM idle mode %i\n",
4222 __FUNCTION__
, value
>> 3);
4225 s
->sysconfig
= value
& 0x19;
4228 case 0x018: /* GPMC_IRQSTATUS */
4230 omap_gpmc_int_update(s
);
4233 case 0x01c: /* GPMC_IRQENABLE */
4234 s
->irqen
= value
& 0xf03;
4235 omap_gpmc_int_update(s
);
4238 case 0x040: /* GPMC_TIMEOUT_CONTROL */
4239 s
->timeout
= value
& 0x1ff1;
4242 case 0x044: /* GPMC_ERR_ADDRESS */
4243 case 0x048: /* GPMC_ERR_TYPE */
4246 case 0x050: /* GPMC_CONFIG */
4247 s
->config
= value
& 0xf13;
4250 case 0x060 ... 0x1d4:
4251 cs
= (offset
- 0x060) / 0x30;
4252 offset
-= cs
* 0x30;
4253 f
= s
->cs_file
+ cs
;
4255 case 0x60: /* GPMC_CONFIG1 */
4256 f
->config
[0] = value
& 0xffef3e13;
4258 case 0x64: /* GPMC_CONFIG2 */
4259 f
->config
[1] = value
& 0x001f1f8f;
4261 case 0x68: /* GPMC_CONFIG3 */
4262 f
->config
[2] = value
& 0x001f1f8f;
4264 case 0x6c: /* GPMC_CONFIG4 */
4265 f
->config
[3] = value
& 0x1f8f1f8f;
4267 case 0x70: /* GPMC_CONFIG5 */
4268 f
->config
[4] = value
& 0x0f1f1f1f;
4270 case 0x74: /* GPMC_CONFIG6 */
4271 f
->config
[5] = value
& 0x00000fcf;
4273 case 0x78: /* GPMC_CONFIG7 */
4274 if ((f
->config
[6] ^ value
) & 0xf7f) {
4275 if (f
->config
[6] & (1 << 6)) /* CSVALID */
4276 omap_gpmc_cs_unmap(f
);
4277 if (value
& (1 << 6)) /* CSVALID */
4278 omap_gpmc_cs_map(f
, value
& 0x1f, /* MASKADDR */
4279 (value
>> 8 & 0xf)); /* BASEADDR */
4281 f
->config
[6] = value
& 0x00000f7f;
4283 case 0x7c: /* GPMC_NAND_COMMAND */
4284 case 0x80: /* GPMC_NAND_ADDRESS */
4285 case 0x84: /* GPMC_NAND_DATA */
4293 case 0x1e0: /* GPMC_PREFETCH_CONFIG1 */
4294 s
->prefconfig
[0] = value
& 0x7f8f7fbf;
4295 /* TODO: update interrupts, fifos, dmas */
4298 case 0x1e4: /* GPMC_PREFETCH_CONFIG2 */
4299 s
->prefconfig
[1] = value
& 0x3fff;
4302 case 0x1ec: /* GPMC_PREFETCH_CONTROL */
4303 s
->prefcontrol
= value
& 1;
4304 if (s
->prefcontrol
) {
4305 if (s
->prefconfig
[0] & 1)
4313 case 0x1f4: /* GPMC_ECC_CONFIG */
4316 case 0x1f8: /* GPMC_ECC_CONTROL */
4317 if (value
& (1 << 8))
4318 for (cs
= 0; cs
< 9; cs
++)
4319 ecc_reset(&s
->ecc
[cs
]);
4320 s
->ecc_ptr
= value
& 0xf;
4321 if (s
->ecc_ptr
== 0 || s
->ecc_ptr
> 9) {
4326 case 0x1fc: /* GPMC_ECC_SIZE_CONFIG */
4327 s
->ecc_cfg
= value
& 0x3fcff1ff;
4329 case 0x230: /* GPMC_TESTMODE_CTRL */
4331 fprintf(stderr
, "%s: test mode enable attempt\n", __FUNCTION__
);
4341 static CPUReadMemoryFunc
*omap_gpmc_readfn
[] = {
4342 omap_badwidth_read32
, /* TODO */
4343 omap_badwidth_read32
, /* TODO */
4347 static CPUWriteMemoryFunc
*omap_gpmc_writefn
[] = {
4348 omap_badwidth_write32
, /* TODO */
4349 omap_badwidth_write32
, /* TODO */
4353 struct omap_gpmc_s
*omap_gpmc_init(target_phys_addr_t base
, qemu_irq irq
)
4356 struct omap_gpmc_s
*s
= (struct omap_gpmc_s
*)
4357 qemu_mallocz(sizeof(struct omap_gpmc_s
));
4362 iomemtype
= cpu_register_io_memory(0, omap_gpmc_readfn
,
4363 omap_gpmc_writefn
, s
);
4364 cpu_register_physical_memory(s
->base
, 0x1000, iomemtype
);
4369 void omap_gpmc_attach(struct omap_gpmc_s
*s
, int cs
, int iomemtype
,
4370 void (*base_upd
)(void *opaque
, target_phys_addr_t
new),
4371 void (*unmap
)(void *opaque
), void *opaque
)
4373 struct omap_gpmc_cs_file_s
*f
;
4375 if (cs
< 0 || cs
>= 8) {
4376 fprintf(stderr
, "%s: bad chip-select %i\n", __FUNCTION__
, cs
);
4379 f
= &s
->cs_file
[cs
];
4381 f
->iomemtype
= iomemtype
;
4382 f
->base_update
= base_upd
;
4386 if (f
->config
[6] & (1 << 6)) /* CSVALID */
4387 omap_gpmc_cs_map(f
, f
->config
[6] & 0x1f, /* MASKADDR */
4388 (f
->config
[6] >> 8 & 0xf)); /* BASEADDR */
4391 /* General chip reset */
4392 static void omap2_mpu_reset(void *opaque
)
4394 struct omap_mpu_state_s
*mpu
= (struct omap_mpu_state_s
*) opaque
;
4396 omap_inth_reset(mpu
->ih
[0]);
4397 omap_dma_reset(mpu
->dma
);
4398 omap_prcm_reset(mpu
->prcm
);
4399 omap_sysctl_reset(mpu
->sysc
);
4400 omap_gp_timer_reset(mpu
->gptimer
[0]);
4401 omap_gp_timer_reset(mpu
->gptimer
[1]);
4402 omap_gp_timer_reset(mpu
->gptimer
[2]);
4403 omap_gp_timer_reset(mpu
->gptimer
[3]);
4404 omap_gp_timer_reset(mpu
->gptimer
[4]);
4405 omap_gp_timer_reset(mpu
->gptimer
[5]);
4406 omap_gp_timer_reset(mpu
->gptimer
[6]);
4407 omap_gp_timer_reset(mpu
->gptimer
[7]);
4408 omap_gp_timer_reset(mpu
->gptimer
[8]);
4409 omap_gp_timer_reset(mpu
->gptimer
[9]);
4410 omap_gp_timer_reset(mpu
->gptimer
[10]);
4411 omap_gp_timer_reset(mpu
->gptimer
[11]);
4412 omap_synctimer_reset(&mpu
->synctimer
);
4413 omap_sdrc_reset(mpu
->sdrc
);
4414 omap_gpmc_reset(mpu
->gpmc
);
4415 omap_dss_reset(mpu
->dss
);
4416 omap_uart_reset(mpu
->uart
[0]);
4417 omap_uart_reset(mpu
->uart
[1]);
4418 omap_uart_reset(mpu
->uart
[2]);
4419 omap_mmc_reset(mpu
->mmc
);
4420 omap_gpif_reset(mpu
->gpif
);
4421 omap_mcspi_reset(mpu
->mcspi
[0]);
4422 omap_mcspi_reset(mpu
->mcspi
[1]);
4423 omap_i2c_reset(mpu
->i2c
[0]);
4424 omap_i2c_reset(mpu
->i2c
[1]);
4425 cpu_reset(mpu
->env
);
4428 static int omap2_validate_addr(struct omap_mpu_state_s
*s
,
4429 target_phys_addr_t addr
)
4434 static const struct dma_irq_map omap2_dma_irq_map
[] = {
4435 { 0, OMAP_INT_24XX_SDMA_IRQ0
},
4436 { 0, OMAP_INT_24XX_SDMA_IRQ1
},
4437 { 0, OMAP_INT_24XX_SDMA_IRQ2
},
4438 { 0, OMAP_INT_24XX_SDMA_IRQ3
},
4441 struct omap_mpu_state_s
*omap2420_mpu_init(unsigned long sdram_size
,
4442 DisplayState
*ds
, const char *core
)
4444 struct omap_mpu_state_s
*s
= (struct omap_mpu_state_s
*)
4445 qemu_mallocz(sizeof(struct omap_mpu_state_s
));
4446 ram_addr_t sram_base
, q2_base
;
4448 qemu_irq dma_irqs
[4];
4449 omap_clk gpio_clks
[4];
4454 s
->mpu_model
= omap2420
;
4455 s
->env
= cpu_init(core
?: "arm1136-r2");
4457 fprintf(stderr
, "Unable to find CPU definition\n");
4460 s
->sdram_size
= sdram_size
;
4461 s
->sram_size
= OMAP242X_SRAM_SIZE
;
4463 s
->wakeup
= qemu_allocate_irqs(omap_mpu_wakeup
, s
, 1)[0];
4468 /* Memory-mapped stuff */
4469 cpu_register_physical_memory(OMAP2_Q2_BASE
, s
->sdram_size
,
4470 (q2_base
= qemu_ram_alloc(s
->sdram_size
)) | IO_MEM_RAM
);
4471 cpu_register_physical_memory(OMAP2_SRAM_BASE
, s
->sram_size
,
4472 (sram_base
= qemu_ram_alloc(s
->sram_size
)) | IO_MEM_RAM
);
4474 s
->l4
= omap_l4_init(OMAP2_L4_BASE
, 54);
4476 /* Actually mapped at any 2K boundary in the ARM11 private-peripheral if */
4477 cpu_irq
= arm_pic_init_cpu(s
->env
);
4478 s
->ih
[0] = omap2_inth_init(0x480fe000, 0x1000, 3, &s
->irq
[0],
4479 cpu_irq
[ARM_PIC_CPU_IRQ
], cpu_irq
[ARM_PIC_CPU_FIQ
],
4480 omap_findclk(s
, "mpu_intc_fclk"),
4481 omap_findclk(s
, "mpu_intc_iclk"));
4483 s
->prcm
= omap_prcm_init(omap_l4tao(s
->l4
, 3),
4484 s
->irq
[0][OMAP_INT_24XX_PRCM_MPU_IRQ
], NULL
, NULL
, s
);
4486 s
->sysc
= omap_sysctl_init(omap_l4tao(s
->l4
, 1),
4487 omap_findclk(s
, "omapctrl_iclk"), s
);
4489 for (i
= 0; i
< 4; i
++)
4491 s
->irq
[omap2_dma_irq_map
[i
].ih
][omap2_dma_irq_map
[i
].intr
];
4492 s
->dma
= omap_dma4_init(0x48056000, dma_irqs
, s
, 256, 32,
4493 omap_findclk(s
, "sdma_iclk"),
4494 omap_findclk(s
, "sdma_fclk"));
4495 s
->port
->addr_valid
= omap2_validate_addr
;
4497 /* Register SDRAM and SRAM ports for fast DMA transfers. */
4498 soc_dma_port_add_mem_ram(s
->dma
, q2_base
, OMAP2_Q2_BASE
, s
->sdram_size
);
4499 soc_dma_port_add_mem_ram(s
->dma
, sram_base
, OMAP2_SRAM_BASE
, s
->sram_size
);
4501 s
->uart
[0] = omap2_uart_init(omap_l4ta(s
->l4
, 19),
4502 s
->irq
[0][OMAP_INT_24XX_UART1_IRQ
],
4503 omap_findclk(s
, "uart1_fclk"),
4504 omap_findclk(s
, "uart1_iclk"),
4505 s
->drq
[OMAP24XX_DMA_UART1_TX
],
4506 s
->drq
[OMAP24XX_DMA_UART1_RX
], serial_hds
[0]);
4507 s
->uart
[1] = omap2_uart_init(omap_l4ta(s
->l4
, 20),
4508 s
->irq
[0][OMAP_INT_24XX_UART2_IRQ
],
4509 omap_findclk(s
, "uart2_fclk"),
4510 omap_findclk(s
, "uart2_iclk"),
4511 s
->drq
[OMAP24XX_DMA_UART2_TX
],
4512 s
->drq
[OMAP24XX_DMA_UART2_RX
],
4513 serial_hds
[0] ? serial_hds
[1] : 0);
4514 s
->uart
[2] = omap2_uart_init(omap_l4ta(s
->l4
, 21),
4515 s
->irq
[0][OMAP_INT_24XX_UART3_IRQ
],
4516 omap_findclk(s
, "uart3_fclk"),
4517 omap_findclk(s
, "uart3_iclk"),
4518 s
->drq
[OMAP24XX_DMA_UART3_TX
],
4519 s
->drq
[OMAP24XX_DMA_UART3_RX
],
4520 serial_hds
[0] && serial_hds
[1] ? serial_hds
[2] : 0);
4522 s
->gptimer
[0] = omap_gp_timer_init(omap_l4ta(s
->l4
, 7),
4523 s
->irq
[0][OMAP_INT_24XX_GPTIMER1
],
4524 omap_findclk(s
, "wu_gpt1_clk"),
4525 omap_findclk(s
, "wu_l4_iclk"));
4526 s
->gptimer
[1] = omap_gp_timer_init(omap_l4ta(s
->l4
, 8),
4527 s
->irq
[0][OMAP_INT_24XX_GPTIMER2
],
4528 omap_findclk(s
, "core_gpt2_clk"),
4529 omap_findclk(s
, "core_l4_iclk"));
4530 s
->gptimer
[2] = omap_gp_timer_init(omap_l4ta(s
->l4
, 22),
4531 s
->irq
[0][OMAP_INT_24XX_GPTIMER3
],
4532 omap_findclk(s
, "core_gpt3_clk"),
4533 omap_findclk(s
, "core_l4_iclk"));
4534 s
->gptimer
[3] = omap_gp_timer_init(omap_l4ta(s
->l4
, 23),
4535 s
->irq
[0][OMAP_INT_24XX_GPTIMER4
],
4536 omap_findclk(s
, "core_gpt4_clk"),
4537 omap_findclk(s
, "core_l4_iclk"));
4538 s
->gptimer
[4] = omap_gp_timer_init(omap_l4ta(s
->l4
, 24),
4539 s
->irq
[0][OMAP_INT_24XX_GPTIMER5
],
4540 omap_findclk(s
, "core_gpt5_clk"),
4541 omap_findclk(s
, "core_l4_iclk"));
4542 s
->gptimer
[5] = omap_gp_timer_init(omap_l4ta(s
->l4
, 25),
4543 s
->irq
[0][OMAP_INT_24XX_GPTIMER6
],
4544 omap_findclk(s
, "core_gpt6_clk"),
4545 omap_findclk(s
, "core_l4_iclk"));
4546 s
->gptimer
[6] = omap_gp_timer_init(omap_l4ta(s
->l4
, 26),
4547 s
->irq
[0][OMAP_INT_24XX_GPTIMER7
],
4548 omap_findclk(s
, "core_gpt7_clk"),
4549 omap_findclk(s
, "core_l4_iclk"));
4550 s
->gptimer
[7] = omap_gp_timer_init(omap_l4ta(s
->l4
, 27),
4551 s
->irq
[0][OMAP_INT_24XX_GPTIMER8
],
4552 omap_findclk(s
, "core_gpt8_clk"),
4553 omap_findclk(s
, "core_l4_iclk"));
4554 s
->gptimer
[8] = omap_gp_timer_init(omap_l4ta(s
->l4
, 28),
4555 s
->irq
[0][OMAP_INT_24XX_GPTIMER9
],
4556 omap_findclk(s
, "core_gpt9_clk"),
4557 omap_findclk(s
, "core_l4_iclk"));
4558 s
->gptimer
[9] = omap_gp_timer_init(omap_l4ta(s
->l4
, 29),
4559 s
->irq
[0][OMAP_INT_24XX_GPTIMER10
],
4560 omap_findclk(s
, "core_gpt10_clk"),
4561 omap_findclk(s
, "core_l4_iclk"));
4562 s
->gptimer
[10] = omap_gp_timer_init(omap_l4ta(s
->l4
, 30),
4563 s
->irq
[0][OMAP_INT_24XX_GPTIMER11
],
4564 omap_findclk(s
, "core_gpt11_clk"),
4565 omap_findclk(s
, "core_l4_iclk"));
4566 s
->gptimer
[11] = omap_gp_timer_init(omap_l4ta(s
->l4
, 31),
4567 s
->irq
[0][OMAP_INT_24XX_GPTIMER12
],
4568 omap_findclk(s
, "core_gpt12_clk"),
4569 omap_findclk(s
, "core_l4_iclk"));
4571 omap_tap_init(omap_l4ta(s
->l4
, 2), s
);
4573 omap_synctimer_init(omap_l4tao(s
->l4
, 2), s
,
4574 omap_findclk(s
, "clk32-kHz"),
4575 omap_findclk(s
, "core_l4_iclk"));
4577 s
->i2c
[0] = omap2_i2c_init(omap_l4tao(s
->l4
, 5),
4578 s
->irq
[0][OMAP_INT_24XX_I2C1_IRQ
],
4579 &s
->drq
[OMAP24XX_DMA_I2C1_TX
],
4580 omap_findclk(s
, "i2c1.fclk"),
4581 omap_findclk(s
, "i2c1.iclk"));
4582 s
->i2c
[1] = omap2_i2c_init(omap_l4tao(s
->l4
, 6),
4583 s
->irq
[0][OMAP_INT_24XX_I2C2_IRQ
],
4584 &s
->drq
[OMAP24XX_DMA_I2C2_TX
],
4585 omap_findclk(s
, "i2c2.fclk"),
4586 omap_findclk(s
, "i2c2.iclk"));
4588 gpio_clks
[0] = omap_findclk(s
, "gpio1_dbclk");
4589 gpio_clks
[1] = omap_findclk(s
, "gpio2_dbclk");
4590 gpio_clks
[2] = omap_findclk(s
, "gpio3_dbclk");
4591 gpio_clks
[3] = omap_findclk(s
, "gpio4_dbclk");
4592 s
->gpif
= omap2_gpio_init(omap_l4ta(s
->l4
, 3),
4593 &s
->irq
[0][OMAP_INT_24XX_GPIO_BANK1
],
4594 gpio_clks
, omap_findclk(s
, "gpio_iclk"), 4);
4596 s
->sdrc
= omap_sdrc_init(0x68009000);
4597 s
->gpmc
= omap_gpmc_init(0x6800a000, s
->irq
[0][OMAP_INT_24XX_GPMC_IRQ
]);
4599 sdindex
= drive_get_index(IF_SD
, 0, 0);
4600 if (sdindex
== -1) {
4601 fprintf(stderr
, "qemu: missing SecureDigital device\n");
4604 s
->mmc
= omap2_mmc_init(omap_l4tao(s
->l4
, 9), drives_table
[sdindex
].bdrv
,
4605 s
->irq
[0][OMAP_INT_24XX_MMC_IRQ
],
4606 &s
->drq
[OMAP24XX_DMA_MMC1_TX
],
4607 omap_findclk(s
, "mmc_fclk"), omap_findclk(s
, "mmc_iclk"));
4609 s
->mcspi
[0] = omap_mcspi_init(omap_l4ta(s
->l4
, 35), 4,
4610 s
->irq
[0][OMAP_INT_24XX_MCSPI1_IRQ
],
4611 &s
->drq
[OMAP24XX_DMA_SPI1_TX0
],
4612 omap_findclk(s
, "spi1_fclk"),
4613 omap_findclk(s
, "spi1_iclk"));
4614 s
->mcspi
[1] = omap_mcspi_init(omap_l4ta(s
->l4
, 36), 2,
4615 s
->irq
[0][OMAP_INT_24XX_MCSPI2_IRQ
],
4616 &s
->drq
[OMAP24XX_DMA_SPI2_TX0
],
4617 omap_findclk(s
, "spi2_fclk"),
4618 omap_findclk(s
, "spi2_iclk"));
4620 s
->dss
= omap_dss_init(omap_l4ta(s
->l4
, 10), 0x68000800, ds
,
4621 /* XXX wire M_IRQ_25, D_L2_IRQ_30 and I_IRQ_13 together */
4622 s
->irq
[0][OMAP_INT_24XX_DSS_IRQ
], s
->drq
[OMAP24XX_DMA_DSS
],
4623 omap_findclk(s
, "dss_clk1"), omap_findclk(s
, "dss_clk2"),
4624 omap_findclk(s
, "dss_54m_clk"),
4625 omap_findclk(s
, "dss_l3_iclk"),
4626 omap_findclk(s
, "dss_l4_iclk"));
4628 omap_sti_init(omap_l4ta(s
->l4
, 18), 0x54000000,
4629 s
->irq
[0][OMAP_INT_24XX_STI
], omap_findclk(s
, "emul_ck"),
4630 serial_hds
[0] && serial_hds
[1] && serial_hds
[2] ?
4633 s
->eac
= omap_eac_init(omap_l4ta(s
->l4
, 32),
4634 s
->irq
[0][OMAP_INT_24XX_EAC_IRQ
],
4635 /* Ten consecutive lines */
4636 &s
->drq
[OMAP24XX_DMA_EAC_AC_RD
],
4637 omap_findclk(s
, "func_96m_clk"),
4638 omap_findclk(s
, "core_l4_iclk"));
4640 /* All register mappings (includin those not currenlty implemented):
4641 * SystemControlMod 48000000 - 48000fff
4642 * SystemControlL4 48001000 - 48001fff
4643 * 32kHz Timer Mod 48004000 - 48004fff
4644 * 32kHz Timer L4 48005000 - 48005fff
4645 * PRCM ModA 48008000 - 480087ff
4646 * PRCM ModB 48008800 - 48008fff
4647 * PRCM L4 48009000 - 48009fff
4648 * TEST-BCM Mod 48012000 - 48012fff
4649 * TEST-BCM L4 48013000 - 48013fff
4650 * TEST-TAP Mod 48014000 - 48014fff
4651 * TEST-TAP L4 48015000 - 48015fff
4652 * GPIO1 Mod 48018000 - 48018fff
4653 * GPIO Top 48019000 - 48019fff
4654 * GPIO2 Mod 4801a000 - 4801afff
4655 * GPIO L4 4801b000 - 4801bfff
4656 * GPIO3 Mod 4801c000 - 4801cfff
4657 * GPIO4 Mod 4801e000 - 4801efff
4658 * WDTIMER1 Mod 48020000 - 48010fff
4659 * WDTIMER Top 48021000 - 48011fff
4660 * WDTIMER2 Mod 48022000 - 48012fff
4661 * WDTIMER L4 48023000 - 48013fff
4662 * WDTIMER3 Mod 48024000 - 48014fff
4663 * WDTIMER3 L4 48025000 - 48015fff
4664 * WDTIMER4 Mod 48026000 - 48016fff
4665 * WDTIMER4 L4 48027000 - 48017fff
4666 * GPTIMER1 Mod 48028000 - 48018fff
4667 * GPTIMER1 L4 48029000 - 48019fff
4668 * GPTIMER2 Mod 4802a000 - 4801afff
4669 * GPTIMER2 L4 4802b000 - 4801bfff
4670 * L4-Config AP 48040000 - 480407ff
4671 * L4-Config IP 48040800 - 48040fff
4672 * L4-Config LA 48041000 - 48041fff
4673 * ARM11ETB Mod 48048000 - 48049fff
4674 * ARM11ETB L4 4804a000 - 4804afff
4675 * DISPLAY Top 48050000 - 480503ff
4676 * DISPLAY DISPC 48050400 - 480507ff
4677 * DISPLAY RFBI 48050800 - 48050bff
4678 * DISPLAY VENC 48050c00 - 48050fff
4679 * DISPLAY L4 48051000 - 48051fff
4680 * CAMERA Top 48052000 - 480523ff
4681 * CAMERA core 48052400 - 480527ff
4682 * CAMERA DMA 48052800 - 48052bff
4683 * CAMERA MMU 48052c00 - 48052fff
4684 * CAMERA L4 48053000 - 48053fff
4685 * SDMA Mod 48056000 - 48056fff
4686 * SDMA L4 48057000 - 48057fff
4687 * SSI Top 48058000 - 48058fff
4688 * SSI GDD 48059000 - 48059fff
4689 * SSI Port1 4805a000 - 4805afff
4690 * SSI Port2 4805b000 - 4805bfff
4691 * SSI L4 4805c000 - 4805cfff
4692 * USB Mod 4805e000 - 480fefff
4693 * USB L4 4805f000 - 480fffff
4694 * WIN_TRACER1 Mod 48060000 - 48060fff
4695 * WIN_TRACER1 L4 48061000 - 48061fff
4696 * WIN_TRACER2 Mod 48062000 - 48062fff
4697 * WIN_TRACER2 L4 48063000 - 48063fff
4698 * WIN_TRACER3 Mod 48064000 - 48064fff
4699 * WIN_TRACER3 L4 48065000 - 48065fff
4700 * WIN_TRACER4 Top 48066000 - 480660ff
4701 * WIN_TRACER4 ETT 48066100 - 480661ff
4702 * WIN_TRACER4 WT 48066200 - 480662ff
4703 * WIN_TRACER4 L4 48067000 - 48067fff
4704 * XTI Mod 48068000 - 48068fff
4705 * XTI L4 48069000 - 48069fff
4706 * UART1 Mod 4806a000 - 4806afff
4707 * UART1 L4 4806b000 - 4806bfff
4708 * UART2 Mod 4806c000 - 4806cfff
4709 * UART2 L4 4806d000 - 4806dfff
4710 * UART3 Mod 4806e000 - 4806efff
4711 * UART3 L4 4806f000 - 4806ffff
4712 * I2C1 Mod 48070000 - 48070fff
4713 * I2C1 L4 48071000 - 48071fff
4714 * I2C2 Mod 48072000 - 48072fff
4715 * I2C2 L4 48073000 - 48073fff
4716 * McBSP1 Mod 48074000 - 48074fff
4717 * McBSP1 L4 48075000 - 48075fff
4718 * McBSP2 Mod 48076000 - 48076fff
4719 * McBSP2 L4 48077000 - 48077fff
4720 * GPTIMER3 Mod 48078000 - 48078fff
4721 * GPTIMER3 L4 48079000 - 48079fff
4722 * GPTIMER4 Mod 4807a000 - 4807afff
4723 * GPTIMER4 L4 4807b000 - 4807bfff
4724 * GPTIMER5 Mod 4807c000 - 4807cfff
4725 * GPTIMER5 L4 4807d000 - 4807dfff
4726 * GPTIMER6 Mod 4807e000 - 4807efff
4727 * GPTIMER6 L4 4807f000 - 4807ffff
4728 * GPTIMER7 Mod 48080000 - 48080fff
4729 * GPTIMER7 L4 48081000 - 48081fff
4730 * GPTIMER8 Mod 48082000 - 48082fff
4731 * GPTIMER8 L4 48083000 - 48083fff
4732 * GPTIMER9 Mod 48084000 - 48084fff
4733 * GPTIMER9 L4 48085000 - 48085fff
4734 * GPTIMER10 Mod 48086000 - 48086fff
4735 * GPTIMER10 L4 48087000 - 48087fff
4736 * GPTIMER11 Mod 48088000 - 48088fff
4737 * GPTIMER11 L4 48089000 - 48089fff
4738 * GPTIMER12 Mod 4808a000 - 4808afff
4739 * GPTIMER12 L4 4808b000 - 4808bfff
4740 * EAC Mod 48090000 - 48090fff
4741 * EAC L4 48091000 - 48091fff
4742 * FAC Mod 48092000 - 48092fff
4743 * FAC L4 48093000 - 48093fff
4744 * MAILBOX Mod 48094000 - 48094fff
4745 * MAILBOX L4 48095000 - 48095fff
4746 * SPI1 Mod 48098000 - 48098fff
4747 * SPI1 L4 48099000 - 48099fff
4748 * SPI2 Mod 4809a000 - 4809afff
4749 * SPI2 L4 4809b000 - 4809bfff
4750 * MMC/SDIO Mod 4809c000 - 4809cfff
4751 * MMC/SDIO L4 4809d000 - 4809dfff
4752 * MS_PRO Mod 4809e000 - 4809efff
4753 * MS_PRO L4 4809f000 - 4809ffff
4754 * RNG Mod 480a0000 - 480a0fff
4755 * RNG L4 480a1000 - 480a1fff
4756 * DES3DES Mod 480a2000 - 480a2fff
4757 * DES3DES L4 480a3000 - 480a3fff
4758 * SHA1MD5 Mod 480a4000 - 480a4fff
4759 * SHA1MD5 L4 480a5000 - 480a5fff
4760 * AES Mod 480a6000 - 480a6fff
4761 * AES L4 480a7000 - 480a7fff
4762 * PKA Mod 480a8000 - 480a9fff
4763 * PKA L4 480aa000 - 480aafff
4764 * MG Mod 480b0000 - 480b0fff
4765 * MG L4 480b1000 - 480b1fff
4766 * HDQ/1-wire Mod 480b2000 - 480b2fff
4767 * HDQ/1-wire L4 480b3000 - 480b3fff
4768 * MPU interrupt 480fe000 - 480fefff
4769 * STI channel base 54000000 - 5400ffff
4770 * IVA RAM 5c000000 - 5c01ffff
4771 * IVA ROM 5c020000 - 5c027fff
4772 * IMG_BUF_A 5c040000 - 5c040fff
4773 * IMG_BUF_B 5c042000 - 5c042fff
4774 * VLCDS 5c048000 - 5c0487ff
4775 * IMX_COEF 5c049000 - 5c04afff
4776 * IMX_CMD 5c051000 - 5c051fff
4777 * VLCDQ 5c053000 - 5c0533ff
4778 * VLCDH 5c054000 - 5c054fff
4779 * SEQ_CMD 5c055000 - 5c055fff
4780 * IMX_REG 5c056000 - 5c0560ff
4781 * VLCD_REG 5c056100 - 5c0561ff
4782 * SEQ_REG 5c056200 - 5c0562ff
4783 * IMG_BUF_REG 5c056300 - 5c0563ff
4784 * SEQIRQ_REG 5c056400 - 5c0564ff
4785 * OCP_REG 5c060000 - 5c060fff
4786 * SYSC_REG 5c070000 - 5c070fff
4787 * MMU_REG 5d000000 - 5d000fff
4788 * sDMA R 68000400 - 680005ff
4789 * sDMA W 68000600 - 680007ff
4790 * Display Control 68000800 - 680009ff
4791 * DSP subsystem 68000a00 - 68000bff
4792 * MPU subsystem 68000c00 - 68000dff
4793 * IVA subsystem 68001000 - 680011ff
4794 * USB 68001200 - 680013ff
4795 * Camera 68001400 - 680015ff
4796 * VLYNQ (firewall) 68001800 - 68001bff
4797 * VLYNQ 68001e00 - 68001fff
4798 * SSI 68002000 - 680021ff
4799 * L4 68002400 - 680025ff
4800 * DSP (firewall) 68002800 - 68002bff
4801 * DSP subsystem 68002e00 - 68002fff
4802 * IVA (firewall) 68003000 - 680033ff
4803 * IVA 68003600 - 680037ff
4804 * GFX 68003a00 - 68003bff
4805 * CMDWR emulation 68003c00 - 68003dff
4806 * SMS 68004000 - 680041ff
4807 * OCM 68004200 - 680043ff
4808 * GPMC 68004400 - 680045ff
4809 * RAM (firewall) 68005000 - 680053ff
4810 * RAM (err login) 68005400 - 680057ff
4811 * ROM (firewall) 68005800 - 68005bff
4812 * ROM (err login) 68005c00 - 68005fff
4813 * GPMC (firewall) 68006000 - 680063ff
4814 * GPMC (err login) 68006400 - 680067ff
4815 * SMS (err login) 68006c00 - 68006fff
4816 * SMS registers 68008000 - 68008fff
4817 * SDRC registers 68009000 - 68009fff
4818 * GPMC registers 6800a000 6800afff
4821 qemu_register_reset(omap2_mpu_reset
, s
);