]> git.proxmox.com Git - qemu.git/blob - hw/usb/hcd-xhci.c
projects / qemu.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
usb: split packet result into actual_length + status
[qemu.git] / hw / usb / hcd-xhci.c
1 /*
2 * USB xHCI controller emulation
3 *
4 * Copyright (c) 2011 Securiforest
5 * Date: 2011-05-11 ; Author: Hector Martin <hector@marcansoft.com>
6 * Based on usb-ohci.c, emulates Renesas NEC USB 3.0
7 *
8 * This library is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU Lesser General Public
10 * License as published by the Free Software Foundation; either
11 * version 2 of the License, or (at your option) any later version.
12 *
13 * This library is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * Lesser General Public License for more details.
17 *
18 * You should have received a copy of the GNU Lesser General Public
19 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
20 */
21 #include "hw/hw.h"
22 #include "qemu-timer.h"
23 #include "hw/usb.h"
24 #include "hw/pci.h"
25 #include "hw/msi.h"
26 #include "hw/msix.h"
27 #include "trace.h"
28
29 //#define DEBUG_XHCI
30 //#define DEBUG_DATA
31
32 #ifdef DEBUG_XHCI
33 #define DPRINTF(...) fprintf(stderr, __VA_ARGS__)
34 #else
35 #define DPRINTF(...) do {} while (0)
36 #endif
37 #define FIXME() do { fprintf(stderr, "FIXME %s:%d\n", \
38 __func__, __LINE__); abort(); } while (0)
39
40 #define MAXPORTS_2 15
41 #define MAXPORTS_3 15
42
43 #define MAXPORTS (MAXPORTS_2+MAXPORTS_3)
44 #define MAXSLOTS 64
45 #define MAXINTRS 16
46
47 #define TD_QUEUE 24
48
49 /* Very pessimistic, let's hope it's enough for all cases */
50 #define EV_QUEUE (((3*TD_QUEUE)+16)*MAXSLOTS)
51 /* Do not deliver ER Full events. NEC's driver does some things not bound
52 * to the specs when it gets them */
53 #define ER_FULL_HACK
54
55 #define LEN_CAP 0x40
56 #define LEN_OPER (0x400 + 0x10 * MAXPORTS)
57 #define LEN_RUNTIME ((MAXINTRS + 1) * 0x20)
58 #define LEN_DOORBELL ((MAXSLOTS + 1) * 0x20)
59
60 #define OFF_OPER LEN_CAP
61 #define OFF_RUNTIME 0x1000
62 #define OFF_DOORBELL 0x2000
63 #define OFF_MSIX_TABLE 0x3000
64 #define OFF_MSIX_PBA 0x3800
65 /* must be power of 2 */
66 #define LEN_REGS 0x4000
67
68 #if (OFF_OPER + LEN_OPER) > OFF_RUNTIME
69 #error Increase OFF_RUNTIME
70 #endif
71 #if (OFF_RUNTIME + LEN_RUNTIME) > OFF_DOORBELL
72 #error Increase OFF_DOORBELL
73 #endif
74 #if (OFF_DOORBELL + LEN_DOORBELL) > LEN_REGS
75 # error Increase LEN_REGS
76 #endif
77
78 /* bit definitions */
79 #define USBCMD_RS (1<<0)
80 #define USBCMD_HCRST (1<<1)
81 #define USBCMD_INTE (1<<2)
82 #define USBCMD_HSEE (1<<3)
83 #define USBCMD_LHCRST (1<<7)
84 #define USBCMD_CSS (1<<8)
85 #define USBCMD_CRS (1<<9)
86 #define USBCMD_EWE (1<<10)
87 #define USBCMD_EU3S (1<<11)
88
89 #define USBSTS_HCH (1<<0)
90 #define USBSTS_HSE (1<<2)
91 #define USBSTS_EINT (1<<3)
92 #define USBSTS_PCD (1<<4)
93 #define USBSTS_SSS (1<<8)
94 #define USBSTS_RSS (1<<9)
95 #define USBSTS_SRE (1<<10)
96 #define USBSTS_CNR (1<<11)
97 #define USBSTS_HCE (1<<12)
98
99
100 #define PORTSC_CCS (1<<0)
101 #define PORTSC_PED (1<<1)
102 #define PORTSC_OCA (1<<3)
103 #define PORTSC_PR (1<<4)
104 #define PORTSC_PLS_SHIFT 5
105 #define PORTSC_PLS_MASK 0xf
106 #define PORTSC_PP (1<<9)
107 #define PORTSC_SPEED_SHIFT 10
108 #define PORTSC_SPEED_MASK 0xf
109 #define PORTSC_SPEED_FULL (1<<10)
110 #define PORTSC_SPEED_LOW (2<<10)
111 #define PORTSC_SPEED_HIGH (3<<10)
112 #define PORTSC_SPEED_SUPER (4<<10)
113 #define PORTSC_PIC_SHIFT 14
114 #define PORTSC_PIC_MASK 0x3
115 #define PORTSC_LWS (1<<16)
116 #define PORTSC_CSC (1<<17)
117 #define PORTSC_PEC (1<<18)
118 #define PORTSC_WRC (1<<19)
119 #define PORTSC_OCC (1<<20)
120 #define PORTSC_PRC (1<<21)
121 #define PORTSC_PLC (1<<22)
122 #define PORTSC_CEC (1<<23)
123 #define PORTSC_CAS (1<<24)
124 #define PORTSC_WCE (1<<25)
125 #define PORTSC_WDE (1<<26)
126 #define PORTSC_WOE (1<<27)
127 #define PORTSC_DR (1<<30)
128 #define PORTSC_WPR (1<<31)
129
130 #define CRCR_RCS (1<<0)
131 #define CRCR_CS (1<<1)
132 #define CRCR_CA (1<<2)
133 #define CRCR_CRR (1<<3)
134
135 #define IMAN_IP (1<<0)
136 #define IMAN_IE (1<<1)
137
138 #define ERDP_EHB (1<<3)
139
140 #define TRB_SIZE 16
141 typedef struct XHCITRB {
142 uint64_t parameter;
143 uint32_t status;
144 uint32_t control;
145 dma_addr_t addr;
146 bool ccs;
147 } XHCITRB;
148
149 enum {
150 PLS_U0 = 0,
151 PLS_U1 = 1,
152 PLS_U2 = 2,
153 PLS_U3 = 3,
154 PLS_DISABLED = 4,
155 PLS_RX_DETECT = 5,
156 PLS_INACTIVE = 6,
157 PLS_POLLING = 7,
158 PLS_RECOVERY = 8,
159 PLS_HOT_RESET = 9,
160 PLS_COMPILANCE_MODE = 10,
161 PLS_TEST_MODE = 11,
162 PLS_RESUME = 15,
163 };
164
165 typedef enum TRBType {
166 TRB_RESERVED = 0,
167 TR_NORMAL,
168 TR_SETUP,
169 TR_DATA,
170 TR_STATUS,
171 TR_ISOCH,
172 TR_LINK,
173 TR_EVDATA,
174 TR_NOOP,
175 CR_ENABLE_SLOT,
176 CR_DISABLE_SLOT,
177 CR_ADDRESS_DEVICE,
178 CR_CONFIGURE_ENDPOINT,
179 CR_EVALUATE_CONTEXT,
180 CR_RESET_ENDPOINT,
181 CR_STOP_ENDPOINT,
182 CR_SET_TR_DEQUEUE,
183 CR_RESET_DEVICE,
184 CR_FORCE_EVENT,
185 CR_NEGOTIATE_BW,
186 CR_SET_LATENCY_TOLERANCE,
187 CR_GET_PORT_BANDWIDTH,
188 CR_FORCE_HEADER,
189 CR_NOOP,
190 ER_TRANSFER = 32,
191 ER_COMMAND_COMPLETE,
192 ER_PORT_STATUS_CHANGE,
193 ER_BANDWIDTH_REQUEST,
194 ER_DOORBELL,
195 ER_HOST_CONTROLLER,
196 ER_DEVICE_NOTIFICATION,
197 ER_MFINDEX_WRAP,
198 /* vendor specific bits */
199 CR_VENDOR_VIA_CHALLENGE_RESPONSE = 48,
200 CR_VENDOR_NEC_FIRMWARE_REVISION = 49,
201 CR_VENDOR_NEC_CHALLENGE_RESPONSE = 50,
202 } TRBType;
203
204 #define CR_LINK TR_LINK
205
206 typedef enum TRBCCode {
207 CC_INVALID = 0,
208 CC_SUCCESS,
209 CC_DATA_BUFFER_ERROR,
210 CC_BABBLE_DETECTED,
211 CC_USB_TRANSACTION_ERROR,
212 CC_TRB_ERROR,
213 CC_STALL_ERROR,
214 CC_RESOURCE_ERROR,
215 CC_BANDWIDTH_ERROR,
216 CC_NO_SLOTS_ERROR,
217 CC_INVALID_STREAM_TYPE_ERROR,
218 CC_SLOT_NOT_ENABLED_ERROR,
219 CC_EP_NOT_ENABLED_ERROR,
220 CC_SHORT_PACKET,
221 CC_RING_UNDERRUN,
222 CC_RING_OVERRUN,
223 CC_VF_ER_FULL,
224 CC_PARAMETER_ERROR,
225 CC_BANDWIDTH_OVERRUN,
226 CC_CONTEXT_STATE_ERROR,
227 CC_NO_PING_RESPONSE_ERROR,
228 CC_EVENT_RING_FULL_ERROR,
229 CC_INCOMPATIBLE_DEVICE_ERROR,
230 CC_MISSED_SERVICE_ERROR,
231 CC_COMMAND_RING_STOPPED,
232 CC_COMMAND_ABORTED,
233 CC_STOPPED,
234 CC_STOPPED_LENGTH_INVALID,
235 CC_MAX_EXIT_LATENCY_TOO_LARGE_ERROR = 29,
236 CC_ISOCH_BUFFER_OVERRUN = 31,
237 CC_EVENT_LOST_ERROR,
238 CC_UNDEFINED_ERROR,
239 CC_INVALID_STREAM_ID_ERROR,
240 CC_SECONDARY_BANDWIDTH_ERROR,
241 CC_SPLIT_TRANSACTION_ERROR
242 } TRBCCode;
243
244 #define TRB_C (1<<0)
245 #define TRB_TYPE_SHIFT 10
246 #define TRB_TYPE_MASK 0x3f
247 #define TRB_TYPE(t) (((t).control >> TRB_TYPE_SHIFT) & TRB_TYPE_MASK)
248
249 #define TRB_EV_ED (1<<2)
250
251 #define TRB_TR_ENT (1<<1)
252 #define TRB_TR_ISP (1<<2)
253 #define TRB_TR_NS (1<<3)
254 #define TRB_TR_CH (1<<4)
255 #define TRB_TR_IOC (1<<5)
256 #define TRB_TR_IDT (1<<6)
257 #define TRB_TR_TBC_SHIFT 7
258 #define TRB_TR_TBC_MASK 0x3
259 #define TRB_TR_BEI (1<<9)
260 #define TRB_TR_TLBPC_SHIFT 16
261 #define TRB_TR_TLBPC_MASK 0xf
262 #define TRB_TR_FRAMEID_SHIFT 20
263 #define TRB_TR_FRAMEID_MASK 0x7ff
264 #define TRB_TR_SIA (1<<31)
265
266 #define TRB_TR_DIR (1<<16)
267
268 #define TRB_CR_SLOTID_SHIFT 24
269 #define TRB_CR_SLOTID_MASK 0xff
270 #define TRB_CR_EPID_SHIFT 16
271 #define TRB_CR_EPID_MASK 0x1f
272
273 #define TRB_CR_BSR (1<<9)
274 #define TRB_CR_DC (1<<9)
275
276 #define TRB_LK_TC (1<<1)
277
278 #define TRB_INTR_SHIFT 22
279 #define TRB_INTR_MASK 0x3ff
280 #define TRB_INTR(t) (((t).status >> TRB_INTR_SHIFT) & TRB_INTR_MASK)
281
282 #define EP_TYPE_MASK 0x7
283 #define EP_TYPE_SHIFT 3
284
285 #define EP_STATE_MASK 0x7
286 #define EP_DISABLED (0<<0)
287 #define EP_RUNNING (1<<0)
288 #define EP_HALTED (2<<0)
289 #define EP_STOPPED (3<<0)
290 #define EP_ERROR (4<<0)
291
292 #define SLOT_STATE_MASK 0x1f
293 #define SLOT_STATE_SHIFT 27
294 #define SLOT_STATE(s) (((s)>>SLOT_STATE_SHIFT)&SLOT_STATE_MASK)
295 #define SLOT_ENABLED 0
296 #define SLOT_DEFAULT 1
297 #define SLOT_ADDRESSED 2
298 #define SLOT_CONFIGURED 3
299
300 #define SLOT_CONTEXT_ENTRIES_MASK 0x1f
301 #define SLOT_CONTEXT_ENTRIES_SHIFT 27
302
303 typedef struct XHCIState XHCIState;
304
305 #define get_field(data, field) \
306 (((data) >> field##_SHIFT) & field##_MASK)
307
308 #define set_field(data, newval, field) do { \
309 uint32_t val = *data; \
310 val &= ~(field##_MASK << field##_SHIFT); \
311 val |= ((newval) & field##_MASK) << field##_SHIFT; \
312 *data = val; \
313 } while (0)
314
315 typedef enum EPType {
316 ET_INVALID = 0,
317 ET_ISO_OUT,
318 ET_BULK_OUT,
319 ET_INTR_OUT,
320 ET_CONTROL,
321 ET_ISO_IN,
322 ET_BULK_IN,
323 ET_INTR_IN,
324 } EPType;
325
326 typedef struct XHCIRing {
327 dma_addr_t base;
328 dma_addr_t dequeue;
329 bool ccs;
330 } XHCIRing;
331
332 typedef struct XHCIPort {
333 XHCIState *xhci;
334 uint32_t portsc;
335 uint32_t portnr;
336 USBPort *uport;
337 uint32_t speedmask;
338 char name[16];
339 MemoryRegion mem;
340 } XHCIPort;
341
342 typedef struct XHCITransfer {
343 XHCIState *xhci;
344 USBPacket packet;
345 QEMUSGList sgl;
346 bool running_async;
347 bool running_retry;
348 bool cancelled;
349 bool complete;
350 bool int_req;
351 unsigned int iso_pkts;
352 unsigned int slotid;
353 unsigned int epid;
354 bool in_xfer;
355 bool iso_xfer;
356
357 unsigned int trb_count;
358 unsigned int trb_alloced;
359 XHCITRB *trbs;
360
361 TRBCCode status;
362
363 unsigned int pkts;
364 unsigned int pktsize;
365 unsigned int cur_pkt;
366
367 uint64_t mfindex_kick;
368 } XHCITransfer;
369
370 typedef struct XHCIEPContext {
371 XHCIState *xhci;
372 unsigned int slotid;
373 unsigned int epid;
374
375 XHCIRing ring;
376 unsigned int next_xfer;
377 unsigned int comp_xfer;
378 XHCITransfer transfers[TD_QUEUE];
379 XHCITransfer *retry;
380 EPType type;
381 dma_addr_t pctx;
382 unsigned int max_psize;
383 uint32_t state;
384
385 /* iso xfer scheduling */
386 unsigned int interval;
387 int64_t mfindex_last;
388 QEMUTimer *kick_timer;
389 } XHCIEPContext;
390
391 typedef struct XHCISlot {
392 bool enabled;
393 dma_addr_t ctx;
394 USBPort *uport;
395 unsigned int devaddr;
396 XHCIEPContext * eps[31];
397 } XHCISlot;
398
399 typedef struct XHCIEvent {
400 TRBType type;
401 TRBCCode ccode;
402 uint64_t ptr;
403 uint32_t length;
404 uint32_t flags;
405 uint8_t slotid;
406 uint8_t epid;
407 } XHCIEvent;
408
409 typedef struct XHCIInterrupter {
410 uint32_t iman;
411 uint32_t imod;
412 uint32_t erstsz;
413 uint32_t erstba_low;
414 uint32_t erstba_high;
415 uint32_t erdp_low;
416 uint32_t erdp_high;
417
418 bool msix_used, er_pcs, er_full;
419
420 dma_addr_t er_start;
421 uint32_t er_size;
422 unsigned int er_ep_idx;
423
424 XHCIEvent ev_buffer[EV_QUEUE];
425 unsigned int ev_buffer_put;
426 unsigned int ev_buffer_get;
427
428 } XHCIInterrupter;
429
430 struct XHCIState {
431 PCIDevice pci_dev;
432 USBBus bus;
433 qemu_irq irq;
434 MemoryRegion mem;
435 MemoryRegion mem_cap;
436 MemoryRegion mem_oper;
437 MemoryRegion mem_runtime;
438 MemoryRegion mem_doorbell;
439 const char *name;
440 unsigned int devaddr;
441
442 /* properties */
443 uint32_t numports_2;
444 uint32_t numports_3;
445 uint32_t numintrs;
446 uint32_t numslots;
447 uint32_t flags;
448
449 /* Operational Registers */
450 uint32_t usbcmd;
451 uint32_t usbsts;
452 uint32_t dnctrl;
453 uint32_t crcr_low;
454 uint32_t crcr_high;
455 uint32_t dcbaap_low;
456 uint32_t dcbaap_high;
457 uint32_t config;
458
459 USBPort uports[MAX(MAXPORTS_2, MAXPORTS_3)];
460 XHCIPort ports[MAXPORTS];
461 XHCISlot slots[MAXSLOTS];
462 uint32_t numports;
463
464 /* Runtime Registers */
465 int64_t mfindex_start;
466 QEMUTimer *mfwrap_timer;
467 XHCIInterrupter intr[MAXINTRS];
468
469 XHCIRing cmd_ring;
470 };
471
472 typedef struct XHCIEvRingSeg {
473 uint32_t addr_low;
474 uint32_t addr_high;
475 uint32_t size;
476 uint32_t rsvd;
477 } XHCIEvRingSeg;
478
479 enum xhci_flags {
480 XHCI_FLAG_USE_MSI = 1,
481 XHCI_FLAG_USE_MSI_X,
482 };
483
484 static void xhci_kick_ep(XHCIState *xhci, unsigned int slotid,
485 unsigned int epid);
486 static TRBCCode xhci_disable_ep(XHCIState *xhci, unsigned int slotid,
487 unsigned int epid);
488 static void xhci_event(XHCIState *xhci, XHCIEvent *event, int v);
489 static void xhci_write_event(XHCIState *xhci, XHCIEvent *event, int v);
490
491 static const char *TRBType_names[] = {
492 [TRB_RESERVED] = "TRB_RESERVED",
493 [TR_NORMAL] = "TR_NORMAL",
494 [TR_SETUP] = "TR_SETUP",
495 [TR_DATA] = "TR_DATA",
496 [TR_STATUS] = "TR_STATUS",
497 [TR_ISOCH] = "TR_ISOCH",
498 [TR_LINK] = "TR_LINK",
499 [TR_EVDATA] = "TR_EVDATA",
500 [TR_NOOP] = "TR_NOOP",
501 [CR_ENABLE_SLOT] = "CR_ENABLE_SLOT",
502 [CR_DISABLE_SLOT] = "CR_DISABLE_SLOT",
503 [CR_ADDRESS_DEVICE] = "CR_ADDRESS_DEVICE",
504 [CR_CONFIGURE_ENDPOINT] = "CR_CONFIGURE_ENDPOINT",
505 [CR_EVALUATE_CONTEXT] = "CR_EVALUATE_CONTEXT",
506 [CR_RESET_ENDPOINT] = "CR_RESET_ENDPOINT",
507 [CR_STOP_ENDPOINT] = "CR_STOP_ENDPOINT",
508 [CR_SET_TR_DEQUEUE] = "CR_SET_TR_DEQUEUE",
509 [CR_RESET_DEVICE] = "CR_RESET_DEVICE",
510 [CR_FORCE_EVENT] = "CR_FORCE_EVENT",
511 [CR_NEGOTIATE_BW] = "CR_NEGOTIATE_BW",
512 [CR_SET_LATENCY_TOLERANCE] = "CR_SET_LATENCY_TOLERANCE",
513 [CR_GET_PORT_BANDWIDTH] = "CR_GET_PORT_BANDWIDTH",
514 [CR_FORCE_HEADER] = "CR_FORCE_HEADER",
515 [CR_NOOP] = "CR_NOOP",
516 [ER_TRANSFER] = "ER_TRANSFER",
517 [ER_COMMAND_COMPLETE] = "ER_COMMAND_COMPLETE",
518 [ER_PORT_STATUS_CHANGE] = "ER_PORT_STATUS_CHANGE",
519 [ER_BANDWIDTH_REQUEST] = "ER_BANDWIDTH_REQUEST",
520 [ER_DOORBELL] = "ER_DOORBELL",
521 [ER_HOST_CONTROLLER] = "ER_HOST_CONTROLLER",
522 [ER_DEVICE_NOTIFICATION] = "ER_DEVICE_NOTIFICATION",
523 [ER_MFINDEX_WRAP] = "ER_MFINDEX_WRAP",
524 [CR_VENDOR_VIA_CHALLENGE_RESPONSE] = "CR_VENDOR_VIA_CHALLENGE_RESPONSE",
525 [CR_VENDOR_NEC_FIRMWARE_REVISION] = "CR_VENDOR_NEC_FIRMWARE_REVISION",
526 [CR_VENDOR_NEC_CHALLENGE_RESPONSE] = "CR_VENDOR_NEC_CHALLENGE_RESPONSE",
527 };
528
529 static const char *TRBCCode_names[] = {
530 [CC_INVALID] = "CC_INVALID",
531 [CC_SUCCESS] = "CC_SUCCESS",
532 [CC_DATA_BUFFER_ERROR] = "CC_DATA_BUFFER_ERROR",
533 [CC_BABBLE_DETECTED] = "CC_BABBLE_DETECTED",
534 [CC_USB_TRANSACTION_ERROR] = "CC_USB_TRANSACTION_ERROR",
535 [CC_TRB_ERROR] = "CC_TRB_ERROR",
536 [CC_STALL_ERROR] = "CC_STALL_ERROR",
537 [CC_RESOURCE_ERROR] = "CC_RESOURCE_ERROR",
538 [CC_BANDWIDTH_ERROR] = "CC_BANDWIDTH_ERROR",
539 [CC_NO_SLOTS_ERROR] = "CC_NO_SLOTS_ERROR",
540 [CC_INVALID_STREAM_TYPE_ERROR] = "CC_INVALID_STREAM_TYPE_ERROR",
541 [CC_SLOT_NOT_ENABLED_ERROR] = "CC_SLOT_NOT_ENABLED_ERROR",
542 [CC_EP_NOT_ENABLED_ERROR] = "CC_EP_NOT_ENABLED_ERROR",
543 [CC_SHORT_PACKET] = "CC_SHORT_PACKET",
544 [CC_RING_UNDERRUN] = "CC_RING_UNDERRUN",
545 [CC_RING_OVERRUN] = "CC_RING_OVERRUN",
546 [CC_VF_ER_FULL] = "CC_VF_ER_FULL",
547 [CC_PARAMETER_ERROR] = "CC_PARAMETER_ERROR",
548 [CC_BANDWIDTH_OVERRUN] = "CC_BANDWIDTH_OVERRUN",
549 [CC_CONTEXT_STATE_ERROR] = "CC_CONTEXT_STATE_ERROR",
550 [CC_NO_PING_RESPONSE_ERROR] = "CC_NO_PING_RESPONSE_ERROR",
551 [CC_EVENT_RING_FULL_ERROR] = "CC_EVENT_RING_FULL_ERROR",
552 [CC_INCOMPATIBLE_DEVICE_ERROR] = "CC_INCOMPATIBLE_DEVICE_ERROR",
553 [CC_MISSED_SERVICE_ERROR] = "CC_MISSED_SERVICE_ERROR",
554 [CC_COMMAND_RING_STOPPED] = "CC_COMMAND_RING_STOPPED",
555 [CC_COMMAND_ABORTED] = "CC_COMMAND_ABORTED",
556 [CC_STOPPED] = "CC_STOPPED",
557 [CC_STOPPED_LENGTH_INVALID] = "CC_STOPPED_LENGTH_INVALID",
558 [CC_MAX_EXIT_LATENCY_TOO_LARGE_ERROR]
559 = "CC_MAX_EXIT_LATENCY_TOO_LARGE_ERROR",
560 [CC_ISOCH_BUFFER_OVERRUN] = "CC_ISOCH_BUFFER_OVERRUN",
561 [CC_EVENT_LOST_ERROR] = "CC_EVENT_LOST_ERROR",
562 [CC_UNDEFINED_ERROR] = "CC_UNDEFINED_ERROR",
563 [CC_INVALID_STREAM_ID_ERROR] = "CC_INVALID_STREAM_ID_ERROR",
564 [CC_SECONDARY_BANDWIDTH_ERROR] = "CC_SECONDARY_BANDWIDTH_ERROR",
565 [CC_SPLIT_TRANSACTION_ERROR] = "CC_SPLIT_TRANSACTION_ERROR",
566 };
567
568 static const char *lookup_name(uint32_t index, const char **list, uint32_t llen)
569 {
570 if (index >= llen || list[index] == NULL) {
571 return "???";
572 }
573 return list[index];
574 }
575
576 static const char *trb_name(XHCITRB *trb)
577 {
578 return lookup_name(TRB_TYPE(*trb), TRBType_names,
579 ARRAY_SIZE(TRBType_names));
580 }
581
582 static const char *event_name(XHCIEvent *event)
583 {
584 return lookup_name(event->ccode, TRBCCode_names,
585 ARRAY_SIZE(TRBCCode_names));
586 }
587
588 static uint64_t xhci_mfindex_get(XHCIState *xhci)
589 {
590 int64_t now = qemu_get_clock_ns(vm_clock);
591 return (now - xhci->mfindex_start) / 125000;
592 }
593
594 static void xhci_mfwrap_update(XHCIState *xhci)
595 {
596 const uint32_t bits = USBCMD_RS | USBCMD_EWE;
597 uint32_t mfindex, left;
598 int64_t now;
599
600 if ((xhci->usbcmd & bits) == bits) {
601 now = qemu_get_clock_ns(vm_clock);
602 mfindex = ((now - xhci->mfindex_start) / 125000) & 0x3fff;
603 left = 0x4000 - mfindex;
604 qemu_mod_timer(xhci->mfwrap_timer, now + left * 125000);
605 } else {
606 qemu_del_timer(xhci->mfwrap_timer);
607 }
608 }
609
610 static void xhci_mfwrap_timer(void *opaque)
611 {
612 XHCIState *xhci = opaque;
613 XHCIEvent wrap = { ER_MFINDEX_WRAP, CC_SUCCESS };
614
615 xhci_event(xhci, &wrap, 0);
616 xhci_mfwrap_update(xhci);
617 }
618
619 static inline dma_addr_t xhci_addr64(uint32_t low, uint32_t high)
620 {
621 if (sizeof(dma_addr_t) == 4) {
622 return low;
623 } else {
624 return low | (((dma_addr_t)high << 16) << 16);
625 }
626 }
627
628 static inline dma_addr_t xhci_mask64(uint64_t addr)
629 {
630 if (sizeof(dma_addr_t) == 4) {
631 return addr & 0xffffffff;
632 } else {
633 return addr;
634 }
635 }
636
637 static XHCIPort *xhci_lookup_port(XHCIState *xhci, struct USBPort *uport)
638 {
639 int index;
640
641 if (!uport->dev) {
642 return NULL;
643 }
644 switch (uport->dev->speed) {
645 case USB_SPEED_LOW:
646 case USB_SPEED_FULL:
647 case USB_SPEED_HIGH:
648 index = uport->index;
649 break;
650 case USB_SPEED_SUPER:
651 index = uport->index + xhci->numports_2;
652 break;
653 default:
654 return NULL;
655 }
656 return &xhci->ports[index];
657 }
658
659 static void xhci_intx_update(XHCIState *xhci)
660 {
661 int level = 0;
662
663 if (msix_enabled(&xhci->pci_dev) ||
664 msi_enabled(&xhci->pci_dev)) {
665 return;
666 }
667
668 if (xhci->intr[0].iman & IMAN_IP &&
669 xhci->intr[0].iman & IMAN_IE &&
670 xhci->usbcmd & USBCMD_INTE) {
671 level = 1;
672 }
673
674 trace_usb_xhci_irq_intx(level);
675 qemu_set_irq(xhci->irq, level);
676 }
677
678 static void xhci_msix_update(XHCIState *xhci, int v)
679 {
680 bool enabled;
681
682 if (!msix_enabled(&xhci->pci_dev)) {
683 return;
684 }
685
686 enabled = xhci->intr[v].iman & IMAN_IE;
687 if (enabled == xhci->intr[v].msix_used) {
688 return;
689 }
690
691 if (enabled) {
692 trace_usb_xhci_irq_msix_use(v);
693 msix_vector_use(&xhci->pci_dev, v);
694 xhci->intr[v].msix_used = true;
695 } else {
696 trace_usb_xhci_irq_msix_unuse(v);
697 msix_vector_unuse(&xhci->pci_dev, v);
698 xhci->intr[v].msix_used = false;
699 }
700 }
701
702 static void xhci_intr_raise(XHCIState *xhci, int v)
703 {
704 xhci->intr[v].erdp_low |= ERDP_EHB;
705 xhci->intr[v].iman |= IMAN_IP;
706 xhci->usbsts |= USBSTS_EINT;
707
708 if (!(xhci->intr[v].iman & IMAN_IE)) {
709 return;
710 }
711
712 if (!(xhci->usbcmd & USBCMD_INTE)) {
713 return;
714 }
715
716 if (msix_enabled(&xhci->pci_dev)) {
717 trace_usb_xhci_irq_msix(v);
718 msix_notify(&xhci->pci_dev, v);
719 return;
720 }
721
722 if (msi_enabled(&xhci->pci_dev)) {
723 trace_usb_xhci_irq_msi(v);
724 msi_notify(&xhci->pci_dev, v);
725 return;
726 }
727
728 if (v == 0) {
729 trace_usb_xhci_irq_intx(1);
730 qemu_set_irq(xhci->irq, 1);
731 }
732 }
733
734 static inline int xhci_running(XHCIState *xhci)
735 {
736 return !(xhci->usbsts & USBSTS_HCH) && !xhci->intr[0].er_full;
737 }
738
739 static void xhci_die(XHCIState *xhci)
740 {
741 xhci->usbsts |= USBSTS_HCE;
742 fprintf(stderr, "xhci: asserted controller error\n");
743 }
744
745 static void xhci_write_event(XHCIState *xhci, XHCIEvent *event, int v)
746 {
747 XHCIInterrupter *intr = &xhci->intr[v];
748 XHCITRB ev_trb;
749 dma_addr_t addr;
750
751 ev_trb.parameter = cpu_to_le64(event->ptr);
752 ev_trb.status = cpu_to_le32(event->length | (event->ccode << 24));
753 ev_trb.control = (event->slotid << 24) | (event->epid << 16) |
754 event->flags | (event->type << TRB_TYPE_SHIFT);
755 if (intr->er_pcs) {
756 ev_trb.control |= TRB_C;
757 }
758 ev_trb.control = cpu_to_le32(ev_trb.control);
759
760 trace_usb_xhci_queue_event(v, intr->er_ep_idx, trb_name(&ev_trb),
761 event_name(event), ev_trb.parameter,
762 ev_trb.status, ev_trb.control);
763
764 addr = intr->er_start + TRB_SIZE*intr->er_ep_idx;
765 pci_dma_write(&xhci->pci_dev, addr, &ev_trb, TRB_SIZE);
766
767 intr->er_ep_idx++;
768 if (intr->er_ep_idx >= intr->er_size) {
769 intr->er_ep_idx = 0;
770 intr->er_pcs = !intr->er_pcs;
771 }
772 }
773
774 static void xhci_events_update(XHCIState *xhci, int v)
775 {
776 XHCIInterrupter *intr = &xhci->intr[v];
777 dma_addr_t erdp;
778 unsigned int dp_idx;
779 bool do_irq = 0;
780
781 if (xhci->usbsts & USBSTS_HCH) {
782 return;
783 }
784
785 erdp = xhci_addr64(intr->erdp_low, intr->erdp_high);
786 if (erdp < intr->er_start ||
787 erdp >= (intr->er_start + TRB_SIZE*intr->er_size)) {
788 fprintf(stderr, "xhci: ERDP out of bounds: "DMA_ADDR_FMT"\n", erdp);
789 fprintf(stderr, "xhci: ER[%d] at "DMA_ADDR_FMT" len %d\n",
790 v, intr->er_start, intr->er_size);
791 xhci_die(xhci);
792 return;
793 }
794 dp_idx = (erdp - intr->er_start) / TRB_SIZE;
795 assert(dp_idx < intr->er_size);
796
797 /* NEC didn't read section 4.9.4 of the spec (v1.0 p139 top Note) and thus
798 * deadlocks when the ER is full. Hack it by holding off events until
799 * the driver decides to free at least half of the ring */
800 if (intr->er_full) {
801 int er_free = dp_idx - intr->er_ep_idx;
802 if (er_free <= 0) {
803 er_free += intr->er_size;
804 }
805 if (er_free < (intr->er_size/2)) {
806 DPRINTF("xhci_events_update(): event ring still "
807 "more than half full (hack)\n");
808 return;
809 }
810 }
811
812 while (intr->ev_buffer_put != intr->ev_buffer_get) {
813 assert(intr->er_full);
814 if (((intr->er_ep_idx+1) % intr->er_size) == dp_idx) {
815 DPRINTF("xhci_events_update(): event ring full again\n");
816 #ifndef ER_FULL_HACK
817 XHCIEvent full = {ER_HOST_CONTROLLER, CC_EVENT_RING_FULL_ERROR};
818 xhci_write_event(xhci, &full, v);
819 #endif
820 do_irq = 1;
821 break;
822 }
823 XHCIEvent *event = &intr->ev_buffer[intr->ev_buffer_get];
824 xhci_write_event(xhci, event, v);
825 intr->ev_buffer_get++;
826 do_irq = 1;
827 if (intr->ev_buffer_get == EV_QUEUE) {
828 intr->ev_buffer_get = 0;
829 }
830 }
831
832 if (do_irq) {
833 xhci_intr_raise(xhci, v);
834 }
835
836 if (intr->er_full && intr->ev_buffer_put == intr->ev_buffer_get) {
837 DPRINTF("xhci_events_update(): event ring no longer full\n");
838 intr->er_full = 0;
839 }
840 }
841
842 static void xhci_event(XHCIState *xhci, XHCIEvent *event, int v)
843 {
844 XHCIInterrupter *intr;
845 dma_addr_t erdp;
846 unsigned int dp_idx;
847
848 if (v >= xhci->numintrs) {
849 DPRINTF("intr nr out of range (%d >= %d)\n", v, xhci->numintrs);
850 return;
851 }
852 intr = &xhci->intr[v];
853
854 if (intr->er_full) {
855 DPRINTF("xhci_event(): ER full, queueing\n");
856 if (((intr->ev_buffer_put+1) % EV_QUEUE) == intr->ev_buffer_get) {
857 fprintf(stderr, "xhci: event queue full, dropping event!\n");
858 return;
859 }
860 intr->ev_buffer[intr->ev_buffer_put++] = *event;
861 if (intr->ev_buffer_put == EV_QUEUE) {
862 intr->ev_buffer_put = 0;
863 }
864 return;
865 }
866
867 erdp = xhci_addr64(intr->erdp_low, intr->erdp_high);
868 if (erdp < intr->er_start ||
869 erdp >= (intr->er_start + TRB_SIZE*intr->er_size)) {
870 fprintf(stderr, "xhci: ERDP out of bounds: "DMA_ADDR_FMT"\n", erdp);
871 fprintf(stderr, "xhci: ER[%d] at "DMA_ADDR_FMT" len %d\n",
872 v, intr->er_start, intr->er_size);
873 xhci_die(xhci);
874 return;
875 }
876
877 dp_idx = (erdp - intr->er_start) / TRB_SIZE;
878 assert(dp_idx < intr->er_size);
879
880 if ((intr->er_ep_idx+1) % intr->er_size == dp_idx) {
881 DPRINTF("xhci_event(): ER full, queueing\n");
882 #ifndef ER_FULL_HACK
883 XHCIEvent full = {ER_HOST_CONTROLLER, CC_EVENT_RING_FULL_ERROR};
884 xhci_write_event(xhci, &full);
885 #endif
886 intr->er_full = 1;
887 if (((intr->ev_buffer_put+1) % EV_QUEUE) == intr->ev_buffer_get) {
888 fprintf(stderr, "xhci: event queue full, dropping event!\n");
889 return;
890 }
891 intr->ev_buffer[intr->ev_buffer_put++] = *event;
892 if (intr->ev_buffer_put == EV_QUEUE) {
893 intr->ev_buffer_put = 0;
894 }
895 } else {
896 xhci_write_event(xhci, event, v);
897 }
898
899 xhci_intr_raise(xhci, v);
900 }
901
902 static void xhci_ring_init(XHCIState *xhci, XHCIRing *ring,
903 dma_addr_t base)
904 {
905 ring->base = base;
906 ring->dequeue = base;
907 ring->ccs = 1;
908 }
909
910 static TRBType xhci_ring_fetch(XHCIState *xhci, XHCIRing *ring, XHCITRB *trb,
911 dma_addr_t *addr)
912 {
913 while (1) {
914 TRBType type;
915 pci_dma_read(&xhci->pci_dev, ring->dequeue, trb, TRB_SIZE);
916 trb->addr = ring->dequeue;
917 trb->ccs = ring->ccs;
918 le64_to_cpus(&trb->parameter);
919 le32_to_cpus(&trb->status);
920 le32_to_cpus(&trb->control);
921
922 trace_usb_xhci_fetch_trb(ring->dequeue, trb_name(trb),
923 trb->parameter, trb->status, trb->control);
924
925 if ((trb->control & TRB_C) != ring->ccs) {
926 return 0;
927 }
928
929 type = TRB_TYPE(*trb);
930
931 if (type != TR_LINK) {
932 if (addr) {
933 *addr = ring->dequeue;
934 }
935 ring->dequeue += TRB_SIZE;
936 return type;
937 } else {
938 ring->dequeue = xhci_mask64(trb->parameter);
939 if (trb->control & TRB_LK_TC) {
940 ring->ccs = !ring->ccs;
941 }
942 }
943 }
944 }
945
946 static int xhci_ring_chain_length(XHCIState *xhci, const XHCIRing *ring)
947 {
948 XHCITRB trb;
949 int length = 0;
950 dma_addr_t dequeue = ring->dequeue;
951 bool ccs = ring->ccs;
952 /* hack to bundle together the two/three TDs that make a setup transfer */
953 bool control_td_set = 0;
954
955 while (1) {
956 TRBType type;
957 pci_dma_read(&xhci->pci_dev, dequeue, &trb, TRB_SIZE);
958 le64_to_cpus(&trb.parameter);
959 le32_to_cpus(&trb.status);
960 le32_to_cpus(&trb.control);
961
962 if ((trb.control & TRB_C) != ccs) {
963 return -length;
964 }
965
966 type = TRB_TYPE(trb);
967
968 if (type == TR_LINK) {
969 dequeue = xhci_mask64(trb.parameter);
970 if (trb.control & TRB_LK_TC) {
971 ccs = !ccs;
972 }
973 continue;
974 }
975
976 length += 1;
977 dequeue += TRB_SIZE;
978
979 if (type == TR_SETUP) {
980 control_td_set = 1;
981 } else if (type == TR_STATUS) {
982 control_td_set = 0;
983 }
984
985 if (!control_td_set && !(trb.control & TRB_TR_CH)) {
986 return length;
987 }
988 }
989 }
990
991 static void xhci_er_reset(XHCIState *xhci, int v)
992 {
993 XHCIInterrupter *intr = &xhci->intr[v];
994 XHCIEvRingSeg seg;
995
996 if (intr->erstsz == 0) {
997 /* disabled */
998 intr->er_start = 0;
999 intr->er_size = 0;
1000 return;
1001 }
1002 /* cache the (sole) event ring segment location */
1003 if (intr->erstsz != 1) {
1004 fprintf(stderr, "xhci: invalid value for ERSTSZ: %d\n", intr->erstsz);
1005 xhci_die(xhci);
1006 return;
1007 }
1008 dma_addr_t erstba = xhci_addr64(intr->erstba_low, intr->erstba_high);
1009 pci_dma_read(&xhci->pci_dev, erstba, &seg, sizeof(seg));
1010 le32_to_cpus(&seg.addr_low);
1011 le32_to_cpus(&seg.addr_high);
1012 le32_to_cpus(&seg.size);
1013 if (seg.size < 16 || seg.size > 4096) {
1014 fprintf(stderr, "xhci: invalid value for segment size: %d\n", seg.size);
1015 xhci_die(xhci);
1016 return;
1017 }
1018 intr->er_start = xhci_addr64(seg.addr_low, seg.addr_high);
1019 intr->er_size = seg.size;
1020
1021 intr->er_ep_idx = 0;
1022 intr->er_pcs = 1;
1023 intr->er_full = 0;
1024
1025 DPRINTF("xhci: event ring[%d]:" DMA_ADDR_FMT " [%d]\n",
1026 v, intr->er_start, intr->er_size);
1027 }
1028
1029 static void xhci_run(XHCIState *xhci)
1030 {
1031 trace_usb_xhci_run();
1032 xhci->usbsts &= ~USBSTS_HCH;
1033 xhci->mfindex_start = qemu_get_clock_ns(vm_clock);
1034 }
1035
1036 static void xhci_stop(XHCIState *xhci)
1037 {
1038 trace_usb_xhci_stop();
1039 xhci->usbsts |= USBSTS_HCH;
1040 xhci->crcr_low &= ~CRCR_CRR;
1041 }
1042
1043 static void xhci_set_ep_state(XHCIState *xhci, XHCIEPContext *epctx,
1044 uint32_t state)
1045 {
1046 uint32_t ctx[5];
1047
1048 pci_dma_read(&xhci->pci_dev, epctx->pctx, ctx, sizeof(ctx));
1049 ctx[0] &= ~EP_STATE_MASK;
1050 ctx[0] |= state;
1051 ctx[2] = epctx->ring.dequeue | epctx->ring.ccs;
1052 ctx[3] = (epctx->ring.dequeue >> 16) >> 16;
1053 DPRINTF("xhci: set epctx: " DMA_ADDR_FMT " state=%d dequeue=%08x%08x\n",
1054 epctx->pctx, state, ctx[3], ctx[2]);
1055 pci_dma_write(&xhci->pci_dev, epctx->pctx, ctx, sizeof(ctx));
1056 epctx->state = state;
1057 }
1058
1059 static void xhci_ep_kick_timer(void *opaque)
1060 {
1061 XHCIEPContext *epctx = opaque;
1062 xhci_kick_ep(epctx->xhci, epctx->slotid, epctx->epid);
1063 }
1064
1065 static TRBCCode xhci_enable_ep(XHCIState *xhci, unsigned int slotid,
1066 unsigned int epid, dma_addr_t pctx,
1067 uint32_t *ctx)
1068 {
1069 XHCISlot *slot;
1070 XHCIEPContext *epctx;
1071 dma_addr_t dequeue;
1072 int i;
1073
1074 trace_usb_xhci_ep_enable(slotid, epid);
1075 assert(slotid >= 1 && slotid <= xhci->numslots);
1076 assert(epid >= 1 && epid <= 31);
1077
1078 slot = &xhci->slots[slotid-1];
1079 if (slot->eps[epid-1]) {
1080 xhci_disable_ep(xhci, slotid, epid);
1081 }
1082
1083 epctx = g_malloc(sizeof(XHCIEPContext));
1084 memset(epctx, 0, sizeof(XHCIEPContext));
1085 epctx->xhci = xhci;
1086 epctx->slotid = slotid;
1087 epctx->epid = epid;
1088
1089 slot->eps[epid-1] = epctx;
1090
1091 dequeue = xhci_addr64(ctx[2] & ~0xf, ctx[3]);
1092 xhci_ring_init(xhci, &epctx->ring, dequeue);
1093 epctx->ring.ccs = ctx[2] & 1;
1094
1095 epctx->type = (ctx[1] >> EP_TYPE_SHIFT) & EP_TYPE_MASK;
1096 DPRINTF("xhci: endpoint %d.%d type is %d\n", epid/2, epid%2, epctx->type);
1097 epctx->pctx = pctx;
1098 epctx->max_psize = ctx[1]>>16;
1099 epctx->max_psize *= 1+((ctx[1]>>8)&0xff);
1100 DPRINTF("xhci: endpoint %d.%d max transaction (burst) size is %d\n",
1101 epid/2, epid%2, epctx->max_psize);
1102 for (i = 0; i < ARRAY_SIZE(epctx->transfers); i++) {
1103 usb_packet_init(&epctx->transfers[i].packet);
1104 }
1105
1106 epctx->interval = 1 << (ctx[0] >> 16) & 0xff;
1107 epctx->mfindex_last = 0;
1108 epctx->kick_timer = qemu_new_timer_ns(vm_clock, xhci_ep_kick_timer, epctx);
1109
1110 epctx->state = EP_RUNNING;
1111 ctx[0] &= ~EP_STATE_MASK;
1112 ctx[0] |= EP_RUNNING;
1113
1114 return CC_SUCCESS;
1115 }
1116
1117 static int xhci_ep_nuke_one_xfer(XHCITransfer *t)
1118 {
1119 int killed = 0;
1120
1121 if (t->running_async) {
1122 usb_cancel_packet(&t->packet);
1123 t->running_async = 0;
1124 t->cancelled = 1;
1125 DPRINTF("xhci: cancelling transfer, waiting for it to complete\n");
1126 killed = 1;
1127 }
1128 if (t->running_retry) {
1129 XHCIEPContext *epctx = t->xhci->slots[t->slotid-1].eps[t->epid-1];
1130 if (epctx) {
1131 epctx->retry = NULL;
1132 qemu_del_timer(epctx->kick_timer);
1133 }
1134 t->running_retry = 0;
1135 }
1136 if (t->trbs) {
1137 g_free(t->trbs);
1138 }
1139
1140 t->trbs = NULL;
1141 t->trb_count = t->trb_alloced = 0;
1142
1143 return killed;
1144 }
1145
1146 static int xhci_ep_nuke_xfers(XHCIState *xhci, unsigned int slotid,
1147 unsigned int epid)
1148 {
1149 XHCISlot *slot;
1150 XHCIEPContext *epctx;
1151 int i, xferi, killed = 0;
1152 assert(slotid >= 1 && slotid <= xhci->numslots);
1153 assert(epid >= 1 && epid <= 31);
1154
1155 DPRINTF("xhci_ep_nuke_xfers(%d, %d)\n", slotid, epid);
1156
1157 slot = &xhci->slots[slotid-1];
1158
1159 if (!slot->eps[epid-1]) {
1160 return 0;
1161 }
1162
1163 epctx = slot->eps[epid-1];
1164
1165 xferi = epctx->next_xfer;
1166 for (i = 0; i < TD_QUEUE; i++) {
1167 killed += xhci_ep_nuke_one_xfer(&epctx->transfers[xferi]);
1168 xferi = (xferi + 1) % TD_QUEUE;
1169 }
1170 return killed;
1171 }
1172
1173 static TRBCCode xhci_disable_ep(XHCIState *xhci, unsigned int slotid,
1174 unsigned int epid)
1175 {
1176 XHCISlot *slot;
1177 XHCIEPContext *epctx;
1178
1179 trace_usb_xhci_ep_disable(slotid, epid);
1180 assert(slotid >= 1 && slotid <= xhci->numslots);
1181 assert(epid >= 1 && epid <= 31);
1182
1183 slot = &xhci->slots[slotid-1];
1184
1185 if (!slot->eps[epid-1]) {
1186 DPRINTF("xhci: slot %d ep %d already disabled\n", slotid, epid);
1187 return CC_SUCCESS;
1188 }
1189
1190 xhci_ep_nuke_xfers(xhci, slotid, epid);
1191
1192 epctx = slot->eps[epid-1];
1193
1194 xhci_set_ep_state(xhci, epctx, EP_DISABLED);
1195
1196 qemu_free_timer(epctx->kick_timer);
1197 g_free(epctx);
1198 slot->eps[epid-1] = NULL;
1199
1200 return CC_SUCCESS;
1201 }
1202
1203 static TRBCCode xhci_stop_ep(XHCIState *xhci, unsigned int slotid,
1204 unsigned int epid)
1205 {
1206 XHCISlot *slot;
1207 XHCIEPContext *epctx;
1208
1209 trace_usb_xhci_ep_stop(slotid, epid);
1210 assert(slotid >= 1 && slotid <= xhci->numslots);
1211
1212 if (epid < 1 || epid > 31) {
1213 fprintf(stderr, "xhci: bad ep %d\n", epid);
1214 return CC_TRB_ERROR;
1215 }
1216
1217 slot = &xhci->slots[slotid-1];
1218
1219 if (!slot->eps[epid-1]) {
1220 DPRINTF("xhci: slot %d ep %d not enabled\n", slotid, epid);
1221 return CC_EP_NOT_ENABLED_ERROR;
1222 }
1223
1224 if (xhci_ep_nuke_xfers(xhci, slotid, epid) > 0) {
1225 fprintf(stderr, "xhci: FIXME: endpoint stopped w/ xfers running, "
1226 "data might be lost\n");
1227 }
1228
1229 epctx = slot->eps[epid-1];
1230
1231 xhci_set_ep_state(xhci, epctx, EP_STOPPED);
1232
1233 return CC_SUCCESS;
1234 }
1235
1236 static TRBCCode xhci_reset_ep(XHCIState *xhci, unsigned int slotid,
1237 unsigned int epid)
1238 {
1239 XHCISlot *slot;
1240 XHCIEPContext *epctx;
1241 USBDevice *dev;
1242
1243 trace_usb_xhci_ep_reset(slotid, epid);
1244 assert(slotid >= 1 && slotid <= xhci->numslots);
1245
1246 if (epid < 1 || epid > 31) {
1247 fprintf(stderr, "xhci: bad ep %d\n", epid);
1248 return CC_TRB_ERROR;
1249 }
1250
1251 slot = &xhci->slots[slotid-1];
1252
1253 if (!slot->eps[epid-1]) {
1254 DPRINTF("xhci: slot %d ep %d not enabled\n", slotid, epid);
1255 return CC_EP_NOT_ENABLED_ERROR;
1256 }
1257
1258 epctx = slot->eps[epid-1];
1259
1260 if (epctx->state != EP_HALTED) {
1261 fprintf(stderr, "xhci: reset EP while EP %d not halted (%d)\n",
1262 epid, epctx->state);
1263 return CC_CONTEXT_STATE_ERROR;
1264 }
1265
1266 if (xhci_ep_nuke_xfers(xhci, slotid, epid) > 0) {
1267 fprintf(stderr, "xhci: FIXME: endpoint reset w/ xfers running, "
1268 "data might be lost\n");
1269 }
1270
1271 uint8_t ep = epid>>1;
1272
1273 if (epid & 1) {
1274 ep |= 0x80;
1275 }
1276
1277 dev = xhci->slots[slotid-1].uport->dev;
1278 if (!dev) {
1279 return CC_USB_TRANSACTION_ERROR;
1280 }
1281
1282 xhci_set_ep_state(xhci, epctx, EP_STOPPED);
1283
1284 return CC_SUCCESS;
1285 }
1286
1287 static TRBCCode xhci_set_ep_dequeue(XHCIState *xhci, unsigned int slotid,
1288 unsigned int epid, uint64_t pdequeue)
1289 {
1290 XHCISlot *slot;
1291 XHCIEPContext *epctx;
1292 dma_addr_t dequeue;
1293
1294 assert(slotid >= 1 && slotid <= xhci->numslots);
1295
1296 if (epid < 1 || epid > 31) {
1297 fprintf(stderr, "xhci: bad ep %d\n", epid);
1298 return CC_TRB_ERROR;
1299 }
1300
1301 trace_usb_xhci_ep_set_dequeue(slotid, epid, pdequeue);
1302 dequeue = xhci_mask64(pdequeue);
1303
1304 slot = &xhci->slots[slotid-1];
1305
1306 if (!slot->eps[epid-1]) {
1307 DPRINTF("xhci: slot %d ep %d not enabled\n", slotid, epid);
1308 return CC_EP_NOT_ENABLED_ERROR;
1309 }
1310
1311 epctx = slot->eps[epid-1];
1312
1313
1314 if (epctx->state != EP_STOPPED) {
1315 fprintf(stderr, "xhci: set EP dequeue pointer while EP %d not stopped\n", epid);
1316 return CC_CONTEXT_STATE_ERROR;
1317 }
1318
1319 xhci_ring_init(xhci, &epctx->ring, dequeue & ~0xF);
1320 epctx->ring.ccs = dequeue & 1;
1321
1322 xhci_set_ep_state(xhci, epctx, EP_STOPPED);
1323
1324 return CC_SUCCESS;
1325 }
1326
1327 static int xhci_xfer_create_sgl(XHCITransfer *xfer, int in_xfer)
1328 {
1329 XHCIState *xhci = xfer->xhci;
1330 int i;
1331
1332 xfer->int_req = false;
1333 pci_dma_sglist_init(&xfer->sgl, &xhci->pci_dev, xfer->trb_count);
1334 for (i = 0; i < xfer->trb_count; i++) {
1335 XHCITRB *trb = &xfer->trbs[i];
1336 dma_addr_t addr;
1337 unsigned int chunk = 0;
1338
1339 if (trb->control & TRB_TR_IOC) {
1340 xfer->int_req = true;
1341 }
1342
1343 switch (TRB_TYPE(*trb)) {
1344 case TR_DATA:
1345 if ((!(trb->control & TRB_TR_DIR)) != (!in_xfer)) {
1346 fprintf(stderr, "xhci: data direction mismatch for TR_DATA\n");
1347 goto err;
1348 }
1349 /* fallthrough */
1350 case TR_NORMAL:
1351 case TR_ISOCH:
1352 addr = xhci_mask64(trb->parameter);
1353 chunk = trb->status & 0x1ffff;
1354 if (trb->control & TRB_TR_IDT) {
1355 if (chunk > 8 || in_xfer) {
1356 fprintf(stderr, "xhci: invalid immediate data TRB\n");
1357 goto err;
1358 }
1359 qemu_sglist_add(&xfer->sgl, trb->addr, chunk);
1360 } else {
1361 qemu_sglist_add(&xfer->sgl, addr, chunk);
1362 }
1363 break;
1364 }
1365 }
1366
1367 return 0;
1368
1369 err:
1370 qemu_sglist_destroy(&xfer->sgl);
1371 xhci_die(xhci);
1372 return -1;
1373 }
1374
1375 static void xhci_xfer_unmap(XHCITransfer *xfer)
1376 {
1377 usb_packet_unmap(&xfer->packet, &xfer->sgl);
1378 qemu_sglist_destroy(&xfer->sgl);
1379 }
1380
1381 static void xhci_xfer_report(XHCITransfer *xfer)
1382 {
1383 uint32_t edtla = 0;
1384 unsigned int left;
1385 bool reported = 0;
1386 bool shortpkt = 0;
1387 XHCIEvent event = {ER_TRANSFER, CC_SUCCESS};
1388 XHCIState *xhci = xfer->xhci;
1389 int i;
1390
1391 left = xfer->packet.status ? 0 : xfer->packet.actual_length;
1392
1393 for (i = 0; i < xfer->trb_count; i++) {
1394 XHCITRB *trb = &xfer->trbs[i];
1395 unsigned int chunk = 0;
1396
1397 switch (TRB_TYPE(*trb)) {
1398 case TR_DATA:
1399 case TR_NORMAL:
1400 case TR_ISOCH:
1401 chunk = trb->status & 0x1ffff;
1402 if (chunk > left) {
1403 chunk = left;
1404 if (xfer->status == CC_SUCCESS) {
1405 shortpkt = 1;
1406 }
1407 }
1408 left -= chunk;
1409 edtla += chunk;
1410 break;
1411 case TR_STATUS:
1412 reported = 0;
1413 shortpkt = 0;
1414 break;
1415 }
1416
1417 if (!reported && ((trb->control & TRB_TR_IOC) ||
1418 (shortpkt && (trb->control & TRB_TR_ISP)) ||
1419 (xfer->status != CC_SUCCESS))) {
1420 event.slotid = xfer->slotid;
1421 event.epid = xfer->epid;
1422 event.length = (trb->status & 0x1ffff) - chunk;
1423 event.flags = 0;
1424 event.ptr = trb->addr;
1425 if (xfer->status == CC_SUCCESS) {
1426 event.ccode = shortpkt ? CC_SHORT_PACKET : CC_SUCCESS;
1427 } else {
1428 event.ccode = xfer->status;
1429 }
1430 if (TRB_TYPE(*trb) == TR_EVDATA) {
1431 event.ptr = trb->parameter;
1432 event.flags |= TRB_EV_ED;
1433 event.length = edtla & 0xffffff;
1434 DPRINTF("xhci_xfer_data: EDTLA=%d\n", event.length);
1435 edtla = 0;
1436 }
1437 xhci_event(xhci, &event, TRB_INTR(*trb));
1438 reported = 1;
1439 if (xfer->status != CC_SUCCESS) {
1440 return;
1441 }
1442 }
1443 }
1444 }
1445
1446 static void xhci_stall_ep(XHCITransfer *xfer)
1447 {
1448 XHCIState *xhci = xfer->xhci;
1449 XHCISlot *slot = &xhci->slots[xfer->slotid-1];
1450 XHCIEPContext *epctx = slot->eps[xfer->epid-1];
1451
1452 epctx->ring.dequeue = xfer->trbs[0].addr;
1453 epctx->ring.ccs = xfer->trbs[0].ccs;
1454 xhci_set_ep_state(xhci, epctx, EP_HALTED);
1455 DPRINTF("xhci: stalled slot %d ep %d\n", xfer->slotid, xfer->epid);
1456 DPRINTF("xhci: will continue at "DMA_ADDR_FMT"\n", epctx->ring.dequeue);
1457 }
1458
1459 static int xhci_submit(XHCIState *xhci, XHCITransfer *xfer,
1460 XHCIEPContext *epctx);
1461
1462 static int xhci_setup_packet(XHCITransfer *xfer)
1463 {
1464 XHCIState *xhci = xfer->xhci;
1465 USBDevice *dev;
1466 USBEndpoint *ep;
1467 int dir;
1468
1469 dir = xfer->in_xfer ? USB_TOKEN_IN : USB_TOKEN_OUT;
1470
1471 if (xfer->packet.ep) {
1472 ep = xfer->packet.ep;
1473 dev = ep->dev;
1474 } else {
1475 if (!xhci->slots[xfer->slotid-1].uport) {
1476 fprintf(stderr, "xhci: slot %d has no device\n",
1477 xfer->slotid);
1478 return -1;
1479 }
1480 dev = xhci->slots[xfer->slotid-1].uport->dev;
1481 ep = usb_ep_get(dev, dir, xfer->epid >> 1);
1482 }
1483
1484 xhci_xfer_create_sgl(xfer, dir == USB_TOKEN_IN); /* Also sets int_req */
1485 usb_packet_setup(&xfer->packet, dir, ep, xfer->trbs[0].addr, false,
1486 xfer->int_req);
1487 usb_packet_map(&xfer->packet, &xfer->sgl);
1488 DPRINTF("xhci: setup packet pid 0x%x addr %d ep %d\n",
1489 xfer->packet.pid, dev->addr, ep->nr);
1490 return 0;
1491 }
1492
1493 static int xhci_complete_packet(XHCITransfer *xfer)
1494 {
1495 if (xfer->packet.status == USB_RET_ASYNC) {
1496 trace_usb_xhci_xfer_async(xfer);
1497 xfer->running_async = 1;
1498 xfer->running_retry = 0;
1499 xfer->complete = 0;
1500 xfer->cancelled = 0;
1501 return 0;
1502 } else if (xfer->packet.status == USB_RET_NAK) {
1503 trace_usb_xhci_xfer_nak(xfer);
1504 xfer->running_async = 0;
1505 xfer->running_retry = 1;
1506 xfer->complete = 0;
1507 xfer->cancelled = 0;
1508 return 0;
1509 } else {
1510 xfer->running_async = 0;
1511 xfer->running_retry = 0;
1512 xfer->complete = 1;
1513 xhci_xfer_unmap(xfer);
1514 }
1515
1516 if (xfer->packet.status == USB_RET_SUCCESS) {
1517 trace_usb_xhci_xfer_success(xfer, xfer->packet.actual_length);
1518 xfer->status = CC_SUCCESS;
1519 xhci_xfer_report(xfer);
1520 return 0;
1521 }
1522
1523 /* error */
1524 trace_usb_xhci_xfer_error(xfer, xfer->packet.status);
1525 switch (xfer->packet.status) {
1526 case USB_RET_NODEV:
1527 xfer->status = CC_USB_TRANSACTION_ERROR;
1528 xhci_xfer_report(xfer);
1529 xhci_stall_ep(xfer);
1530 break;
1531 case USB_RET_STALL:
1532 xfer->status = CC_STALL_ERROR;
1533 xhci_xfer_report(xfer);
1534 xhci_stall_ep(xfer);
1535 break;
1536 default:
1537 fprintf(stderr, "%s: FIXME: status = %d\n", __func__,
1538 xfer->packet.status);
1539 FIXME();
1540 }
1541 return 0;
1542 }
1543
1544 static int xhci_fire_ctl_transfer(XHCIState *xhci, XHCITransfer *xfer)
1545 {
1546 XHCITRB *trb_setup, *trb_status;
1547 uint8_t bmRequestType;
1548
1549 trb_setup = &xfer->trbs[0];
1550 trb_status = &xfer->trbs[xfer->trb_count-1];
1551
1552 trace_usb_xhci_xfer_start(xfer, xfer->slotid, xfer->epid);
1553
1554 /* at most one Event Data TRB allowed after STATUS */
1555 if (TRB_TYPE(*trb_status) == TR_EVDATA && xfer->trb_count > 2) {
1556 trb_status--;
1557 }
1558
1559 /* do some sanity checks */
1560 if (TRB_TYPE(*trb_setup) != TR_SETUP) {
1561 fprintf(stderr, "xhci: ep0 first TD not SETUP: %d\n",
1562 TRB_TYPE(*trb_setup));
1563 return -1;
1564 }
1565 if (TRB_TYPE(*trb_status) != TR_STATUS) {
1566 fprintf(stderr, "xhci: ep0 last TD not STATUS: %d\n",
1567 TRB_TYPE(*trb_status));
1568 return -1;
1569 }
1570 if (!(trb_setup->control & TRB_TR_IDT)) {
1571 fprintf(stderr, "xhci: Setup TRB doesn't have IDT set\n");
1572 return -1;
1573 }
1574 if ((trb_setup->status & 0x1ffff) != 8) {
1575 fprintf(stderr, "xhci: Setup TRB has bad length (%d)\n",
1576 (trb_setup->status & 0x1ffff));
1577 return -1;
1578 }
1579
1580 bmRequestType = trb_setup->parameter;
1581
1582 xfer->in_xfer = bmRequestType & USB_DIR_IN;
1583 xfer->iso_xfer = false;
1584
1585 if (xhci_setup_packet(xfer) < 0) {
1586 return -1;
1587 }
1588 xfer->packet.parameter = trb_setup->parameter;
1589
1590 usb_handle_packet(xfer->packet.ep->dev, &xfer->packet);
1591
1592 xhci_complete_packet(xfer);
1593 if (!xfer->running_async && !xfer->running_retry) {
1594 xhci_kick_ep(xhci, xfer->slotid, xfer->epid);
1595 }
1596 return 0;
1597 }
1598
1599 static void xhci_calc_iso_kick(XHCIState *xhci, XHCITransfer *xfer,
1600 XHCIEPContext *epctx, uint64_t mfindex)
1601 {
1602 if (xfer->trbs[0].control & TRB_TR_SIA) {
1603 uint64_t asap = ((mfindex + epctx->interval - 1) &
1604 ~(epctx->interval-1));
1605 if (asap >= epctx->mfindex_last &&
1606 asap <= epctx->mfindex_last + epctx->interval * 4) {
1607 xfer->mfindex_kick = epctx->mfindex_last + epctx->interval;
1608 } else {
1609 xfer->mfindex_kick = asap;
1610 }
1611 } else {
1612 xfer->mfindex_kick = (xfer->trbs[0].control >> TRB_TR_FRAMEID_SHIFT)
1613 & TRB_TR_FRAMEID_MASK;
1614 xfer->mfindex_kick |= mfindex & ~0x3fff;
1615 if (xfer->mfindex_kick < mfindex) {
1616 xfer->mfindex_kick += 0x4000;
1617 }
1618 }
1619 }
1620
1621 static void xhci_check_iso_kick(XHCIState *xhci, XHCITransfer *xfer,
1622 XHCIEPContext *epctx, uint64_t mfindex)
1623 {
1624 if (xfer->mfindex_kick > mfindex) {
1625 qemu_mod_timer(epctx->kick_timer, qemu_get_clock_ns(vm_clock) +
1626 (xfer->mfindex_kick - mfindex) * 125000);
1627 xfer->running_retry = 1;
1628 } else {
1629 epctx->mfindex_last = xfer->mfindex_kick;
1630 qemu_del_timer(epctx->kick_timer);
1631 xfer->running_retry = 0;
1632 }
1633 }
1634
1635
1636 static int xhci_submit(XHCIState *xhci, XHCITransfer *xfer, XHCIEPContext *epctx)
1637 {
1638 uint64_t mfindex;
1639
1640 DPRINTF("xhci_submit(slotid=%d,epid=%d)\n", xfer->slotid, xfer->epid);
1641
1642 xfer->in_xfer = epctx->type>>2;
1643
1644 switch(epctx->type) {
1645 case ET_INTR_OUT:
1646 case ET_INTR_IN:
1647 case ET_BULK_OUT:
1648 case ET_BULK_IN:
1649 xfer->pkts = 0;
1650 xfer->iso_xfer = false;
1651 break;
1652 case ET_ISO_OUT:
1653 case ET_ISO_IN:
1654 xfer->pkts = 1;
1655 xfer->iso_xfer = true;
1656 mfindex = xhci_mfindex_get(xhci);
1657 xhci_calc_iso_kick(xhci, xfer, epctx, mfindex);
1658 xhci_check_iso_kick(xhci, xfer, epctx, mfindex);
1659 if (xfer->running_retry) {
1660 return -1;
1661 }
1662 break;
1663 default:
1664 fprintf(stderr, "xhci: unknown or unhandled EP "
1665 "(type %d, in %d, ep %02x)\n",
1666 epctx->type, xfer->in_xfer, xfer->epid);
1667 return -1;
1668 }
1669
1670 if (xhci_setup_packet(xfer) < 0) {
1671 return -1;
1672 }
1673 usb_handle_packet(xfer->packet.ep->dev, &xfer->packet);
1674
1675 xhci_complete_packet(xfer);
1676 if (!xfer->running_async && !xfer->running_retry) {
1677 xhci_kick_ep(xhci, xfer->slotid, xfer->epid);
1678 }
1679 return 0;
1680 }
1681
1682 static int xhci_fire_transfer(XHCIState *xhci, XHCITransfer *xfer, XHCIEPContext *epctx)
1683 {
1684 trace_usb_xhci_xfer_start(xfer, xfer->slotid, xfer->epid);
1685 return xhci_submit(xhci, xfer, epctx);
1686 }
1687
1688 static void xhci_kick_ep(XHCIState *xhci, unsigned int slotid, unsigned int epid)
1689 {
1690 XHCIEPContext *epctx;
1691 USBEndpoint *ep = NULL;
1692 uint64_t mfindex;
1693 int length;
1694 int i;
1695
1696 trace_usb_xhci_ep_kick(slotid, epid);
1697 assert(slotid >= 1 && slotid <= xhci->numslots);
1698 assert(epid >= 1 && epid <= 31);
1699
1700 if (!xhci->slots[slotid-1].enabled) {
1701 fprintf(stderr, "xhci: xhci_kick_ep for disabled slot %d\n", slotid);
1702 return;
1703 }
1704 epctx = xhci->slots[slotid-1].eps[epid-1];
1705 if (!epctx) {
1706 fprintf(stderr, "xhci: xhci_kick_ep for disabled endpoint %d,%d\n",
1707 epid, slotid);
1708 return;
1709 }
1710
1711 if (epctx->retry) {
1712 XHCITransfer *xfer = epctx->retry;
1713
1714 trace_usb_xhci_xfer_retry(xfer);
1715 assert(xfer->running_retry);
1716 if (xfer->iso_xfer) {
1717 /* retry delayed iso transfer */
1718 mfindex = xhci_mfindex_get(xhci);
1719 xhci_check_iso_kick(xhci, xfer, epctx, mfindex);
1720 if (xfer->running_retry) {
1721 return;
1722 }
1723 if (xhci_setup_packet(xfer) < 0) {
1724 return;
1725 }
1726 usb_handle_packet(xfer->packet.ep->dev, &xfer->packet);
1727 assert(xfer->packet.status != USB_RET_NAK);
1728 xhci_complete_packet(xfer);
1729 } else {
1730 /* retry nak'ed transfer */
1731 if (xhci_setup_packet(xfer) < 0) {
1732 return;
1733 }
1734 usb_handle_packet(xfer->packet.ep->dev, &xfer->packet);
1735 if (xfer->packet.status == USB_RET_NAK) {
1736 return;
1737 }
1738 xhci_complete_packet(xfer);
1739 }
1740 assert(!xfer->running_retry);
1741 epctx->retry = NULL;
1742 }
1743
1744 if (epctx->state == EP_HALTED) {
1745 DPRINTF("xhci: ep halted, not running schedule\n");
1746 return;
1747 }
1748
1749 xhci_set_ep_state(xhci, epctx, EP_RUNNING);
1750
1751 while (1) {
1752 XHCITransfer *xfer = &epctx->transfers[epctx->next_xfer];
1753 if (xfer->running_async || xfer->running_retry) {
1754 break;
1755 }
1756 length = xhci_ring_chain_length(xhci, &epctx->ring);
1757 if (length < 0) {
1758 break;
1759 } else if (length == 0) {
1760 break;
1761 }
1762 if (xfer->trbs && xfer->trb_alloced < length) {
1763 xfer->trb_count = 0;
1764 xfer->trb_alloced = 0;
1765 g_free(xfer->trbs);
1766 xfer->trbs = NULL;
1767 }
1768 if (!xfer->trbs) {
1769 xfer->trbs = g_malloc(sizeof(XHCITRB) * length);
1770 xfer->trb_alloced = length;
1771 }
1772 xfer->trb_count = length;
1773
1774 for (i = 0; i < length; i++) {
1775 assert(xhci_ring_fetch(xhci, &epctx->ring, &xfer->trbs[i], NULL));
1776 }
1777 xfer->xhci = xhci;
1778 xfer->epid = epid;
1779 xfer->slotid = slotid;
1780
1781 if (epid == 1) {
1782 if (xhci_fire_ctl_transfer(xhci, xfer) >= 0) {
1783 epctx->next_xfer = (epctx->next_xfer + 1) % TD_QUEUE;
1784 ep = xfer->packet.ep;
1785 } else {
1786 fprintf(stderr, "xhci: error firing CTL transfer\n");
1787 }
1788 } else {
1789 if (xhci_fire_transfer(xhci, xfer, epctx) >= 0) {
1790 epctx->next_xfer = (epctx->next_xfer + 1) % TD_QUEUE;
1791 ep = xfer->packet.ep;
1792 } else {
1793 if (!xfer->iso_xfer) {
1794 fprintf(stderr, "xhci: error firing data transfer\n");
1795 }
1796 }
1797 }
1798
1799 if (epctx->state == EP_HALTED) {
1800 break;
1801 }
1802 if (xfer->running_retry) {
1803 DPRINTF("xhci: xfer nacked, stopping schedule\n");
1804 epctx->retry = xfer;
1805 break;
1806 }
1807 }
1808 if (ep) {
1809 usb_device_flush_ep_queue(ep->dev, ep);
1810 }
1811 }
1812
1813 static TRBCCode xhci_enable_slot(XHCIState *xhci, unsigned int slotid)
1814 {
1815 trace_usb_xhci_slot_enable(slotid);
1816 assert(slotid >= 1 && slotid <= xhci->numslots);
1817 xhci->slots[slotid-1].enabled = 1;
1818 xhci->slots[slotid-1].uport = NULL;
1819 memset(xhci->slots[slotid-1].eps, 0, sizeof(XHCIEPContext*)*31);
1820
1821 return CC_SUCCESS;
1822 }
1823
1824 static TRBCCode xhci_disable_slot(XHCIState *xhci, unsigned int slotid)
1825 {
1826 int i;
1827
1828 trace_usb_xhci_slot_disable(slotid);
1829 assert(slotid >= 1 && slotid <= xhci->numslots);
1830
1831 for (i = 1; i <= 31; i++) {
1832 if (xhci->slots[slotid-1].eps[i-1]) {
1833 xhci_disable_ep(xhci, slotid, i);
1834 }
1835 }
1836
1837 xhci->slots[slotid-1].enabled = 0;
1838 return CC_SUCCESS;
1839 }
1840
1841 static USBPort *xhci_lookup_uport(XHCIState *xhci, uint32_t *slot_ctx)
1842 {
1843 USBPort *uport;
1844 char path[32];
1845 int i, pos, port;
1846
1847 port = (slot_ctx[1]>>16) & 0xFF;
1848 port = xhci->ports[port-1].uport->index+1;
1849 pos = snprintf(path, sizeof(path), "%d", port);
1850 for (i = 0; i < 5; i++) {
1851 port = (slot_ctx[0] >> 4*i) & 0x0f;
1852 if (!port) {
1853 break;
1854 }
1855 pos += snprintf(path + pos, sizeof(path) - pos, ".%d", port);
1856 }
1857
1858 QTAILQ_FOREACH(uport, &xhci->bus.used, next) {
1859 if (strcmp(uport->path, path) == 0) {
1860 return uport;
1861 }
1862 }
1863 return NULL;
1864 }
1865
1866 static TRBCCode xhci_address_slot(XHCIState *xhci, unsigned int slotid,
1867 uint64_t pictx, bool bsr)
1868 {
1869 XHCISlot *slot;
1870 USBPort *uport;
1871 USBDevice *dev;
1872 dma_addr_t ictx, octx, dcbaap;
1873 uint64_t poctx;
1874 uint32_t ictl_ctx[2];
1875 uint32_t slot_ctx[4];
1876 uint32_t ep0_ctx[5];
1877 int i;
1878 TRBCCode res;
1879
1880 trace_usb_xhci_slot_address(slotid);
1881 assert(slotid >= 1 && slotid <= xhci->numslots);
1882
1883 dcbaap = xhci_addr64(xhci->dcbaap_low, xhci->dcbaap_high);
1884 pci_dma_read(&xhci->pci_dev, dcbaap + 8*slotid, &poctx, sizeof(poctx));
1885 ictx = xhci_mask64(pictx);
1886 octx = xhci_mask64(le64_to_cpu(poctx));
1887
1888 DPRINTF("xhci: input context at "DMA_ADDR_FMT"\n", ictx);
1889 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx);
1890
1891 pci_dma_read(&xhci->pci_dev, ictx, ictl_ctx, sizeof(ictl_ctx));
1892
1893 if (ictl_ctx[0] != 0x0 || ictl_ctx[1] != 0x3) {
1894 fprintf(stderr, "xhci: invalid input context control %08x %08x\n",
1895 ictl_ctx[0], ictl_ctx[1]);
1896 return CC_TRB_ERROR;
1897 }
1898
1899 pci_dma_read(&xhci->pci_dev, ictx+32, slot_ctx, sizeof(slot_ctx));
1900 pci_dma_read(&xhci->pci_dev, ictx+64, ep0_ctx, sizeof(ep0_ctx));
1901
1902 DPRINTF("xhci: input slot context: %08x %08x %08x %08x\n",
1903 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
1904
1905 DPRINTF("xhci: input ep0 context: %08x %08x %08x %08x %08x\n",
1906 ep0_ctx[0], ep0_ctx[1], ep0_ctx[2], ep0_ctx[3], ep0_ctx[4]);
1907
1908 uport = xhci_lookup_uport(xhci, slot_ctx);
1909 if (uport == NULL) {
1910 fprintf(stderr, "xhci: port not found\n");
1911 return CC_TRB_ERROR;
1912 }
1913
1914 dev = uport->dev;
1915 if (!dev) {
1916 fprintf(stderr, "xhci: port %s not connected\n", uport->path);
1917 return CC_USB_TRANSACTION_ERROR;
1918 }
1919
1920 for (i = 0; i < xhci->numslots; i++) {
1921 if (i == slotid-1) {
1922 continue;
1923 }
1924 if (xhci->slots[i].uport == uport) {
1925 fprintf(stderr, "xhci: port %s already assigned to slot %d\n",
1926 uport->path, i+1);
1927 return CC_TRB_ERROR;
1928 }
1929 }
1930
1931 slot = &xhci->slots[slotid-1];
1932 slot->uport = uport;
1933 slot->ctx = octx;
1934
1935 if (bsr) {
1936 slot_ctx[3] = SLOT_DEFAULT << SLOT_STATE_SHIFT;
1937 } else {
1938 slot->devaddr = xhci->devaddr++;
1939 slot_ctx[3] = (SLOT_ADDRESSED << SLOT_STATE_SHIFT) | slot->devaddr;
1940 DPRINTF("xhci: device address is %d\n", slot->devaddr);
1941 usb_device_reset(dev);
1942 usb_device_handle_control(dev, NULL,
1943 DeviceOutRequest | USB_REQ_SET_ADDRESS,
1944 slot->devaddr, 0, 0, NULL);
1945 }
1946
1947 res = xhci_enable_ep(xhci, slotid, 1, octx+32, ep0_ctx);
1948
1949 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
1950 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
1951 DPRINTF("xhci: output ep0 context: %08x %08x %08x %08x %08x\n",
1952 ep0_ctx[0], ep0_ctx[1], ep0_ctx[2], ep0_ctx[3], ep0_ctx[4]);
1953
1954 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx));
1955 pci_dma_write(&xhci->pci_dev, octx+32, ep0_ctx, sizeof(ep0_ctx));
1956
1957 return res;
1958 }
1959
1960
1961 static TRBCCode xhci_configure_slot(XHCIState *xhci, unsigned int slotid,
1962 uint64_t pictx, bool dc)
1963 {
1964 dma_addr_t ictx, octx;
1965 uint32_t ictl_ctx[2];
1966 uint32_t slot_ctx[4];
1967 uint32_t islot_ctx[4];
1968 uint32_t ep_ctx[5];
1969 int i;
1970 TRBCCode res;
1971
1972 trace_usb_xhci_slot_configure(slotid);
1973 assert(slotid >= 1 && slotid <= xhci->numslots);
1974
1975 ictx = xhci_mask64(pictx);
1976 octx = xhci->slots[slotid-1].ctx;
1977
1978 DPRINTF("xhci: input context at "DMA_ADDR_FMT"\n", ictx);
1979 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx);
1980
1981 if (dc) {
1982 for (i = 2; i <= 31; i++) {
1983 if (xhci->slots[slotid-1].eps[i-1]) {
1984 xhci_disable_ep(xhci, slotid, i);
1985 }
1986 }
1987
1988 pci_dma_read(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx));
1989 slot_ctx[3] &= ~(SLOT_STATE_MASK << SLOT_STATE_SHIFT);
1990 slot_ctx[3] |= SLOT_ADDRESSED << SLOT_STATE_SHIFT;
1991 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
1992 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
1993 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx));
1994
1995 return CC_SUCCESS;
1996 }
1997
1998 pci_dma_read(&xhci->pci_dev, ictx, ictl_ctx, sizeof(ictl_ctx));
1999
2000 if ((ictl_ctx[0] & 0x3) != 0x0 || (ictl_ctx[1] & 0x3) != 0x1) {
2001 fprintf(stderr, "xhci: invalid input context control %08x %08x\n",
2002 ictl_ctx[0], ictl_ctx[1]);
2003 return CC_TRB_ERROR;
2004 }
2005
2006 pci_dma_read(&xhci->pci_dev, ictx+32, islot_ctx, sizeof(islot_ctx));
2007 pci_dma_read(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx));
2008
2009 if (SLOT_STATE(slot_ctx[3]) < SLOT_ADDRESSED) {
2010 fprintf(stderr, "xhci: invalid slot state %08x\n", slot_ctx[3]);
2011 return CC_CONTEXT_STATE_ERROR;
2012 }
2013
2014 for (i = 2; i <= 31; i++) {
2015 if (ictl_ctx[0] & (1<<i)) {
2016 xhci_disable_ep(xhci, slotid, i);
2017 }
2018 if (ictl_ctx[1] & (1<<i)) {
2019 pci_dma_read(&xhci->pci_dev, ictx+32+(32*i), ep_ctx,
2020 sizeof(ep_ctx));
2021 DPRINTF("xhci: input ep%d.%d context: %08x %08x %08x %08x %08x\n",
2022 i/2, i%2, ep_ctx[0], ep_ctx[1], ep_ctx[2],
2023 ep_ctx[3], ep_ctx[4]);
2024 xhci_disable_ep(xhci, slotid, i);
2025 res = xhci_enable_ep(xhci, slotid, i, octx+(32*i), ep_ctx);
2026 if (res != CC_SUCCESS) {
2027 return res;
2028 }
2029 DPRINTF("xhci: output ep%d.%d context: %08x %08x %08x %08x %08x\n",
2030 i/2, i%2, ep_ctx[0], ep_ctx[1], ep_ctx[2],
2031 ep_ctx[3], ep_ctx[4]);
2032 pci_dma_write(&xhci->pci_dev, octx+(32*i), ep_ctx, sizeof(ep_ctx));
2033 }
2034 }
2035
2036 slot_ctx[3] &= ~(SLOT_STATE_MASK << SLOT_STATE_SHIFT);
2037 slot_ctx[3] |= SLOT_CONFIGURED << SLOT_STATE_SHIFT;
2038 slot_ctx[0] &= ~(SLOT_CONTEXT_ENTRIES_MASK << SLOT_CONTEXT_ENTRIES_SHIFT);
2039 slot_ctx[0] |= islot_ctx[0] & (SLOT_CONTEXT_ENTRIES_MASK <<
2040 SLOT_CONTEXT_ENTRIES_SHIFT);
2041 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
2042 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
2043
2044 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx));
2045
2046 return CC_SUCCESS;
2047 }
2048
2049
2050 static TRBCCode xhci_evaluate_slot(XHCIState *xhci, unsigned int slotid,
2051 uint64_t pictx)
2052 {
2053 dma_addr_t ictx, octx;
2054 uint32_t ictl_ctx[2];
2055 uint32_t iep0_ctx[5];
2056 uint32_t ep0_ctx[5];
2057 uint32_t islot_ctx[4];
2058 uint32_t slot_ctx[4];
2059
2060 trace_usb_xhci_slot_evaluate(slotid);
2061 assert(slotid >= 1 && slotid <= xhci->numslots);
2062
2063 ictx = xhci_mask64(pictx);
2064 octx = xhci->slots[slotid-1].ctx;
2065
2066 DPRINTF("xhci: input context at "DMA_ADDR_FMT"\n", ictx);
2067 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx);
2068
2069 pci_dma_read(&xhci->pci_dev, ictx, ictl_ctx, sizeof(ictl_ctx));
2070
2071 if (ictl_ctx[0] != 0x0 || ictl_ctx[1] & ~0x3) {
2072 fprintf(stderr, "xhci: invalid input context control %08x %08x\n",
2073 ictl_ctx[0], ictl_ctx[1]);
2074 return CC_TRB_ERROR;
2075 }
2076
2077 if (ictl_ctx[1] & 0x1) {
2078 pci_dma_read(&xhci->pci_dev, ictx+32, islot_ctx, sizeof(islot_ctx));
2079
2080 DPRINTF("xhci: input slot context: %08x %08x %08x %08x\n",
2081 islot_ctx[0], islot_ctx[1], islot_ctx[2], islot_ctx[3]);
2082
2083 pci_dma_read(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx));
2084
2085 slot_ctx[1] &= ~0xFFFF; /* max exit latency */
2086 slot_ctx[1] |= islot_ctx[1] & 0xFFFF;
2087 slot_ctx[2] &= ~0xFF00000; /* interrupter target */
2088 slot_ctx[2] |= islot_ctx[2] & 0xFF000000;
2089
2090 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
2091 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
2092
2093 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx));
2094 }
2095
2096 if (ictl_ctx[1] & 0x2) {
2097 pci_dma_read(&xhci->pci_dev, ictx+64, iep0_ctx, sizeof(iep0_ctx));
2098
2099 DPRINTF("xhci: input ep0 context: %08x %08x %08x %08x %08x\n",
2100 iep0_ctx[0], iep0_ctx[1], iep0_ctx[2],
2101 iep0_ctx[3], iep0_ctx[4]);
2102
2103 pci_dma_read(&xhci->pci_dev, octx+32, ep0_ctx, sizeof(ep0_ctx));
2104
2105 ep0_ctx[1] &= ~0xFFFF0000; /* max packet size*/
2106 ep0_ctx[1] |= iep0_ctx[1] & 0xFFFF0000;
2107
2108 DPRINTF("xhci: output ep0 context: %08x %08x %08x %08x %08x\n",
2109 ep0_ctx[0], ep0_ctx[1], ep0_ctx[2], ep0_ctx[3], ep0_ctx[4]);
2110
2111 pci_dma_write(&xhci->pci_dev, octx+32, ep0_ctx, sizeof(ep0_ctx));
2112 }
2113
2114 return CC_SUCCESS;
2115 }
2116
2117 static TRBCCode xhci_reset_slot(XHCIState *xhci, unsigned int slotid)
2118 {
2119 uint32_t slot_ctx[4];
2120 dma_addr_t octx;
2121 int i;
2122
2123 trace_usb_xhci_slot_reset(slotid);
2124 assert(slotid >= 1 && slotid <= xhci->numslots);
2125
2126 octx = xhci->slots[slotid-1].ctx;
2127
2128 DPRINTF("xhci: output context at "DMA_ADDR_FMT"\n", octx);
2129
2130 for (i = 2; i <= 31; i++) {
2131 if (xhci->slots[slotid-1].eps[i-1]) {
2132 xhci_disable_ep(xhci, slotid, i);
2133 }
2134 }
2135
2136 pci_dma_read(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx));
2137 slot_ctx[3] &= ~(SLOT_STATE_MASK << SLOT_STATE_SHIFT);
2138 slot_ctx[3] |= SLOT_DEFAULT << SLOT_STATE_SHIFT;
2139 DPRINTF("xhci: output slot context: %08x %08x %08x %08x\n",
2140 slot_ctx[0], slot_ctx[1], slot_ctx[2], slot_ctx[3]);
2141 pci_dma_write(&xhci->pci_dev, octx, slot_ctx, sizeof(slot_ctx));
2142
2143 return CC_SUCCESS;
2144 }
2145
2146 static unsigned int xhci_get_slot(XHCIState *xhci, XHCIEvent *event, XHCITRB *trb)
2147 {
2148 unsigned int slotid;
2149 slotid = (trb->control >> TRB_CR_SLOTID_SHIFT) & TRB_CR_SLOTID_MASK;
2150 if (slotid < 1 || slotid > xhci->numslots) {
2151 fprintf(stderr, "xhci: bad slot id %d\n", slotid);
2152 event->ccode = CC_TRB_ERROR;
2153 return 0;
2154 } else if (!xhci->slots[slotid-1].enabled) {
2155 fprintf(stderr, "xhci: slot id %d not enabled\n", slotid);
2156 event->ccode = CC_SLOT_NOT_ENABLED_ERROR;
2157 return 0;
2158 }
2159 return slotid;
2160 }
2161
2162 static TRBCCode xhci_get_port_bandwidth(XHCIState *xhci, uint64_t pctx)
2163 {
2164 dma_addr_t ctx;
2165 uint8_t bw_ctx[xhci->numports+1];
2166
2167 DPRINTF("xhci_get_port_bandwidth()\n");
2168
2169 ctx = xhci_mask64(pctx);
2170
2171 DPRINTF("xhci: bandwidth context at "DMA_ADDR_FMT"\n", ctx);
2172
2173 /* TODO: actually implement real values here */
2174 bw_ctx[0] = 0;
2175 memset(&bw_ctx[1], 80, xhci->numports); /* 80% */
2176 pci_dma_write(&xhci->pci_dev, ctx, bw_ctx, sizeof(bw_ctx));
2177
2178 return CC_SUCCESS;
2179 }
2180
2181 static uint32_t rotl(uint32_t v, unsigned count)
2182 {
2183 count &= 31;
2184 return (v << count) | (v >> (32 - count));
2185 }
2186
2187
2188 static uint32_t xhci_nec_challenge(uint32_t hi, uint32_t lo)
2189 {
2190 uint32_t val;
2191 val = rotl(lo - 0x49434878, 32 - ((hi>>8) & 0x1F));
2192 val += rotl(lo + 0x49434878, hi & 0x1F);
2193 val -= rotl(hi ^ 0x49434878, (lo >> 16) & 0x1F);
2194 return ~val;
2195 }
2196
2197 static void xhci_via_challenge(XHCIState *xhci, uint64_t addr)
2198 {
2199 uint32_t buf[8];
2200 uint32_t obuf[8];
2201 dma_addr_t paddr = xhci_mask64(addr);
2202
2203 pci_dma_read(&xhci->pci_dev, paddr, &buf, 32);
2204
2205 memcpy(obuf, buf, sizeof(obuf));
2206
2207 if ((buf[0] & 0xff) == 2) {
2208 obuf[0] = 0x49932000 + 0x54dc200 * buf[2] + 0x7429b578 * buf[3];
2209 obuf[0] |= (buf[2] * buf[3]) & 0xff;
2210 obuf[1] = 0x0132bb37 + 0xe89 * buf[2] + 0xf09 * buf[3];
2211 obuf[2] = 0x0066c2e9 + 0x2091 * buf[2] + 0x19bd * buf[3];
2212 obuf[3] = 0xd5281342 + 0x2cc9691 * buf[2] + 0x2367662 * buf[3];
2213 obuf[4] = 0x0123c75c + 0x1595 * buf[2] + 0x19ec * buf[3];
2214 obuf[5] = 0x00f695de + 0x26fd * buf[2] + 0x3e9 * buf[3];
2215 obuf[6] = obuf[2] ^ obuf[3] ^ 0x29472956;
2216 obuf[7] = obuf[2] ^ obuf[3] ^ 0x65866593;
2217 }
2218
2219 pci_dma_write(&xhci->pci_dev, paddr, &obuf, 32);
2220 }
2221
2222 static void xhci_process_commands(XHCIState *xhci)
2223 {
2224 XHCITRB trb;
2225 TRBType type;
2226 XHCIEvent event = {ER_COMMAND_COMPLETE, CC_SUCCESS};
2227 dma_addr_t addr;
2228 unsigned int i, slotid = 0;
2229
2230 DPRINTF("xhci_process_commands()\n");
2231 if (!xhci_running(xhci)) {
2232 DPRINTF("xhci_process_commands() called while xHC stopped or paused\n");
2233 return;
2234 }
2235
2236 xhci->crcr_low |= CRCR_CRR;
2237
2238 while ((type = xhci_ring_fetch(xhci, &xhci->cmd_ring, &trb, &addr))) {
2239 event.ptr = addr;
2240 switch (type) {
2241 case CR_ENABLE_SLOT:
2242 for (i = 0; i < xhci->numslots; i++) {
2243 if (!xhci->slots[i].enabled) {
2244 break;
2245 }
2246 }
2247 if (i >= xhci->numslots) {
2248 fprintf(stderr, "xhci: no device slots available\n");
2249 event.ccode = CC_NO_SLOTS_ERROR;
2250 } else {
2251 slotid = i+1;
2252 event.ccode = xhci_enable_slot(xhci, slotid);
2253 }
2254 break;
2255 case CR_DISABLE_SLOT:
2256 slotid = xhci_get_slot(xhci, &event, &trb);
2257 if (slotid) {
2258 event.ccode = xhci_disable_slot(xhci, slotid);
2259 }
2260 break;
2261 case CR_ADDRESS_DEVICE:
2262 slotid = xhci_get_slot(xhci, &event, &trb);
2263 if (slotid) {
2264 event.ccode = xhci_address_slot(xhci, slotid, trb.parameter,
2265 trb.control & TRB_CR_BSR);
2266 }
2267 break;
2268 case CR_CONFIGURE_ENDPOINT:
2269 slotid = xhci_get_slot(xhci, &event, &trb);
2270 if (slotid) {
2271 event.ccode = xhci_configure_slot(xhci, slotid, trb.parameter,
2272 trb.control & TRB_CR_DC);
2273 }
2274 break;
2275 case CR_EVALUATE_CONTEXT:
2276 slotid = xhci_get_slot(xhci, &event, &trb);
2277 if (slotid) {
2278 event.ccode = xhci_evaluate_slot(xhci, slotid, trb.parameter);
2279 }
2280 break;
2281 case CR_STOP_ENDPOINT:
2282 slotid = xhci_get_slot(xhci, &event, &trb);
2283 if (slotid) {
2284 unsigned int epid = (trb.control >> TRB_CR_EPID_SHIFT)
2285 & TRB_CR_EPID_MASK;
2286 event.ccode = xhci_stop_ep(xhci, slotid, epid);
2287 }
2288 break;
2289 case CR_RESET_ENDPOINT:
2290 slotid = xhci_get_slot(xhci, &event, &trb);
2291 if (slotid) {
2292 unsigned int epid = (trb.control >> TRB_CR_EPID_SHIFT)
2293 & TRB_CR_EPID_MASK;
2294 event.ccode = xhci_reset_ep(xhci, slotid, epid);
2295 }
2296 break;
2297 case CR_SET_TR_DEQUEUE:
2298 slotid = xhci_get_slot(xhci, &event, &trb);
2299 if (slotid) {
2300 unsigned int epid = (trb.control >> TRB_CR_EPID_SHIFT)
2301 & TRB_CR_EPID_MASK;
2302 event.ccode = xhci_set_ep_dequeue(xhci, slotid, epid,
2303 trb.parameter);
2304 }
2305 break;
2306 case CR_RESET_DEVICE:
2307 slotid = xhci_get_slot(xhci, &event, &trb);
2308 if (slotid) {
2309 event.ccode = xhci_reset_slot(xhci, slotid);
2310 }
2311 break;
2312 case CR_GET_PORT_BANDWIDTH:
2313 event.ccode = xhci_get_port_bandwidth(xhci, trb.parameter);
2314 break;
2315 case CR_VENDOR_VIA_CHALLENGE_RESPONSE:
2316 xhci_via_challenge(xhci, trb.parameter);
2317 break;
2318 case CR_VENDOR_NEC_FIRMWARE_REVISION:
2319 event.type = 48; /* NEC reply */
2320 event.length = 0x3025;
2321 break;
2322 case CR_VENDOR_NEC_CHALLENGE_RESPONSE:
2323 {
2324 uint32_t chi = trb.parameter >> 32;
2325 uint32_t clo = trb.parameter;
2326 uint32_t val = xhci_nec_challenge(chi, clo);
2327 event.length = val & 0xFFFF;
2328 event.epid = val >> 16;
2329 slotid = val >> 24;
2330 event.type = 48; /* NEC reply */
2331 }
2332 break;
2333 default:
2334 fprintf(stderr, "xhci: unimplemented command %d\n", type);
2335 event.ccode = CC_TRB_ERROR;
2336 break;
2337 }
2338 event.slotid = slotid;
2339 xhci_event(xhci, &event, 0);
2340 }
2341 }
2342
2343 static bool xhci_port_have_device(XHCIPort *port)
2344 {
2345 if (!port->uport->dev || !port->uport->dev->attached) {
2346 return false; /* no device present */
2347 }
2348 if (!((1 << port->uport->dev->speed) & port->speedmask)) {
2349 return false; /* speed mismatch */
2350 }
2351 return true;
2352 }
2353
2354 static void xhci_port_notify(XHCIPort *port, uint32_t bits)
2355 {
2356 XHCIEvent ev = { ER_PORT_STATUS_CHANGE, CC_SUCCESS,
2357 port->portnr << 24 };
2358
2359 if ((port->portsc & bits) == bits) {
2360 return;
2361 }
2362 port->portsc |= bits;
2363 if (!xhci_running(port->xhci)) {
2364 return;
2365 }
2366 xhci_event(port->xhci, &ev, 0);
2367 }
2368
2369 static void xhci_port_update(XHCIPort *port, int is_detach)
2370 {
2371 uint32_t pls = PLS_RX_DETECT;
2372
2373 port->portsc = PORTSC_PP;
2374 if (!is_detach && xhci_port_have_device(port)) {
2375 port->portsc |= PORTSC_CCS;
2376 switch (port->uport->dev->speed) {
2377 case USB_SPEED_LOW:
2378 port->portsc |= PORTSC_SPEED_LOW;
2379 pls = PLS_POLLING;
2380 break;
2381 case USB_SPEED_FULL:
2382 port->portsc |= PORTSC_SPEED_FULL;
2383 pls = PLS_POLLING;
2384 break;
2385 case USB_SPEED_HIGH:
2386 port->portsc |= PORTSC_SPEED_HIGH;
2387 pls = PLS_POLLING;
2388 break;
2389 case USB_SPEED_SUPER:
2390 port->portsc |= PORTSC_SPEED_SUPER;
2391 port->portsc |= PORTSC_PED;
2392 pls = PLS_U0;
2393 break;
2394 }
2395 }
2396 set_field(&port->portsc, pls, PORTSC_PLS);
2397 trace_usb_xhci_port_link(port->portnr, pls);
2398 xhci_port_notify(port, PORTSC_CSC);
2399 }
2400
2401 static void xhci_port_reset(XHCIPort *port)
2402 {
2403 trace_usb_xhci_port_reset(port->portnr);
2404
2405 if (!xhci_port_have_device(port)) {
2406 return;
2407 }
2408
2409 usb_device_reset(port->uport->dev);
2410
2411 switch (port->uport->dev->speed) {
2412 case USB_SPEED_LOW:
2413 case USB_SPEED_FULL:
2414 case USB_SPEED_HIGH:
2415 set_field(&port->portsc, PLS_U0, PORTSC_PLS);
2416 trace_usb_xhci_port_link(port->portnr, PLS_U0);
2417 port->portsc |= PORTSC_PED;
2418 break;
2419 }
2420
2421 port->portsc &= ~PORTSC_PR;
2422 xhci_port_notify(port, PORTSC_PRC);
2423 }
2424
2425 static void xhci_reset(DeviceState *dev)
2426 {
2427 XHCIState *xhci = DO_UPCAST(XHCIState, pci_dev.qdev, dev);
2428 int i;
2429
2430 trace_usb_xhci_reset();
2431 if (!(xhci->usbsts & USBSTS_HCH)) {
2432 fprintf(stderr, "xhci: reset while running!\n");
2433 }
2434
2435 xhci->usbcmd = 0;
2436 xhci->usbsts = USBSTS_HCH;
2437 xhci->dnctrl = 0;
2438 xhci->crcr_low = 0;
2439 xhci->crcr_high = 0;
2440 xhci->dcbaap_low = 0;
2441 xhci->dcbaap_high = 0;
2442 xhci->config = 0;
2443 xhci->devaddr = 2;
2444
2445 for (i = 0; i < xhci->numslots; i++) {
2446 xhci_disable_slot(xhci, i+1);
2447 }
2448
2449 for (i = 0; i < xhci->numports; i++) {
2450 xhci_port_update(xhci->ports + i, 0);
2451 }
2452
2453 for (i = 0; i < xhci->numintrs; i++) {
2454 xhci->intr[i].iman = 0;
2455 xhci->intr[i].imod = 0;
2456 xhci->intr[i].erstsz = 0;
2457 xhci->intr[i].erstba_low = 0;
2458 xhci->intr[i].erstba_high = 0;
2459 xhci->intr[i].erdp_low = 0;
2460 xhci->intr[i].erdp_high = 0;
2461 xhci->intr[i].msix_used = 0;
2462
2463 xhci->intr[i].er_ep_idx = 0;
2464 xhci->intr[i].er_pcs = 1;
2465 xhci->intr[i].er_full = 0;
2466 xhci->intr[i].ev_buffer_put = 0;
2467 xhci->intr[i].ev_buffer_get = 0;
2468 }
2469
2470 xhci->mfindex_start = qemu_get_clock_ns(vm_clock);
2471 xhci_mfwrap_update(xhci);
2472 }
2473
2474 static uint64_t xhci_cap_read(void *ptr, hwaddr reg, unsigned size)
2475 {
2476 XHCIState *xhci = ptr;
2477 uint32_t ret;
2478
2479 switch (reg) {
2480 case 0x00: /* HCIVERSION, CAPLENGTH */
2481 ret = 0x01000000 | LEN_CAP;
2482 break;
2483 case 0x04: /* HCSPARAMS 1 */
2484 ret = ((xhci->numports_2+xhci->numports_3)<<24)
2485 | (xhci->numintrs<<8) | xhci->numslots;
2486 break;
2487 case 0x08: /* HCSPARAMS 2 */
2488 ret = 0x0000000f;
2489 break;
2490 case 0x0c: /* HCSPARAMS 3 */
2491 ret = 0x00000000;
2492 break;
2493 case 0x10: /* HCCPARAMS */
2494 if (sizeof(dma_addr_t) == 4) {
2495 ret = 0x00081000;
2496 } else {
2497 ret = 0x00081001;
2498 }
2499 break;
2500 case 0x14: /* DBOFF */
2501 ret = OFF_DOORBELL;
2502 break;
2503 case 0x18: /* RTSOFF */
2504 ret = OFF_RUNTIME;
2505 break;
2506
2507 /* extended capabilities */
2508 case 0x20: /* Supported Protocol:00 */
2509 ret = 0x02000402; /* USB 2.0 */
2510 break;
2511 case 0x24: /* Supported Protocol:04 */
2512 ret = 0x20425355; /* "USB " */
2513 break;
2514 case 0x28: /* Supported Protocol:08 */
2515 ret = 0x00000001 | (xhci->numports_2<<8);
2516 break;
2517 case 0x2c: /* Supported Protocol:0c */
2518 ret = 0x00000000; /* reserved */
2519 break;
2520 case 0x30: /* Supported Protocol:00 */
2521 ret = 0x03000002; /* USB 3.0 */
2522 break;
2523 case 0x34: /* Supported Protocol:04 */
2524 ret = 0x20425355; /* "USB " */
2525 break;
2526 case 0x38: /* Supported Protocol:08 */
2527 ret = 0x00000000 | (xhci->numports_2+1) | (xhci->numports_3<<8);
2528 break;
2529 case 0x3c: /* Supported Protocol:0c */
2530 ret = 0x00000000; /* reserved */
2531 break;
2532 default:
2533 fprintf(stderr, "xhci_cap_read: reg %d unimplemented\n", (int)reg);
2534 ret = 0;
2535 }
2536
2537 trace_usb_xhci_cap_read(reg, ret);
2538 return ret;
2539 }
2540
2541 static uint64_t xhci_port_read(void *ptr, hwaddr reg, unsigned size)
2542 {
2543 XHCIPort *port = ptr;
2544 uint32_t ret;
2545
2546 switch (reg) {
2547 case 0x00: /* PORTSC */
2548 ret = port->portsc;
2549 break;
2550 case 0x04: /* PORTPMSC */
2551 case 0x08: /* PORTLI */
2552 ret = 0;
2553 break;
2554 case 0x0c: /* reserved */
2555 default:
2556 fprintf(stderr, "xhci_port_read (port %d): reg 0x%x unimplemented\n",
2557 port->portnr, (uint32_t)reg);
2558 ret = 0;
2559 }
2560
2561 trace_usb_xhci_port_read(port->portnr, reg, ret);
2562 return ret;
2563 }
2564
2565 static void xhci_port_write(void *ptr, hwaddr reg,
2566 uint64_t val, unsigned size)
2567 {
2568 XHCIPort *port = ptr;
2569 uint32_t portsc;
2570
2571 trace_usb_xhci_port_write(port->portnr, reg, val);
2572
2573 switch (reg) {
2574 case 0x00: /* PORTSC */
2575 portsc = port->portsc;
2576 /* write-1-to-clear bits*/
2577 portsc &= ~(val & (PORTSC_CSC|PORTSC_PEC|PORTSC_WRC|PORTSC_OCC|
2578 PORTSC_PRC|PORTSC_PLC|PORTSC_CEC));
2579 if (val & PORTSC_LWS) {
2580 /* overwrite PLS only when LWS=1 */
2581 uint32_t pls = get_field(val, PORTSC_PLS);
2582 set_field(&portsc, pls, PORTSC_PLS);
2583 trace_usb_xhci_port_link(port->portnr, pls);
2584 }
2585 /* read/write bits */
2586 portsc &= ~(PORTSC_PP|PORTSC_WCE|PORTSC_WDE|PORTSC_WOE);
2587 portsc |= (val & (PORTSC_PP|PORTSC_WCE|PORTSC_WDE|PORTSC_WOE));
2588 port->portsc = portsc;
2589 /* write-1-to-start bits */
2590 if (val & PORTSC_PR) {
2591 xhci_port_reset(port);
2592 }
2593 break;
2594 case 0x04: /* PORTPMSC */
2595 case 0x08: /* PORTLI */
2596 default:
2597 fprintf(stderr, "xhci_port_write (port %d): reg 0x%x unimplemented\n",
2598 port->portnr, (uint32_t)reg);
2599 }
2600 }
2601
2602 static uint64_t xhci_oper_read(void *ptr, hwaddr reg, unsigned size)
2603 {
2604 XHCIState *xhci = ptr;
2605 uint32_t ret;
2606
2607 switch (reg) {
2608 case 0x00: /* USBCMD */
2609 ret = xhci->usbcmd;
2610 break;
2611 case 0x04: /* USBSTS */
2612 ret = xhci->usbsts;
2613 break;
2614 case 0x08: /* PAGESIZE */
2615 ret = 1; /* 4KiB */
2616 break;
2617 case 0x14: /* DNCTRL */
2618 ret = xhci->dnctrl;
2619 break;
2620 case 0x18: /* CRCR low */
2621 ret = xhci->crcr_low & ~0xe;
2622 break;
2623 case 0x1c: /* CRCR high */
2624 ret = xhci->crcr_high;
2625 break;
2626 case 0x30: /* DCBAAP low */
2627 ret = xhci->dcbaap_low;
2628 break;
2629 case 0x34: /* DCBAAP high */
2630 ret = xhci->dcbaap_high;
2631 break;
2632 case 0x38: /* CONFIG */
2633 ret = xhci->config;
2634 break;
2635 default:
2636 fprintf(stderr, "xhci_oper_read: reg 0x%x unimplemented\n", (int)reg);
2637 ret = 0;
2638 }
2639
2640 trace_usb_xhci_oper_read(reg, ret);
2641 return ret;
2642 }
2643
2644 static void xhci_oper_write(void *ptr, hwaddr reg,
2645 uint64_t val, unsigned size)
2646 {
2647 XHCIState *xhci = ptr;
2648
2649 trace_usb_xhci_oper_write(reg, val);
2650
2651 switch (reg) {
2652 case 0x00: /* USBCMD */
2653 if ((val & USBCMD_RS) && !(xhci->usbcmd & USBCMD_RS)) {
2654 xhci_run(xhci);
2655 } else if (!(val & USBCMD_RS) && (xhci->usbcmd & USBCMD_RS)) {
2656 xhci_stop(xhci);
2657 }
2658 xhci->usbcmd = val & 0xc0f;
2659 xhci_mfwrap_update(xhci);
2660 if (val & USBCMD_HCRST) {
2661 xhci_reset(&xhci->pci_dev.qdev);
2662 }
2663 xhci_intx_update(xhci);
2664 break;
2665
2666 case 0x04: /* USBSTS */
2667 /* these bits are write-1-to-clear */
2668 xhci->usbsts &= ~(val & (USBSTS_HSE|USBSTS_EINT|USBSTS_PCD|USBSTS_SRE));
2669 xhci_intx_update(xhci);
2670 break;
2671
2672 case 0x14: /* DNCTRL */
2673 xhci->dnctrl = val & 0xffff;
2674 break;
2675 case 0x18: /* CRCR low */
2676 xhci->crcr_low = (val & 0xffffffcf) | (xhci->crcr_low & CRCR_CRR);
2677 break;
2678 case 0x1c: /* CRCR high */
2679 xhci->crcr_high = val;
2680 if (xhci->crcr_low & (CRCR_CA|CRCR_CS) && (xhci->crcr_low & CRCR_CRR)) {
2681 XHCIEvent event = {ER_COMMAND_COMPLETE, CC_COMMAND_RING_STOPPED};
2682 xhci->crcr_low &= ~CRCR_CRR;
2683 xhci_event(xhci, &event, 0);
2684 DPRINTF("xhci: command ring stopped (CRCR=%08x)\n", xhci->crcr_low);
2685 } else {
2686 dma_addr_t base = xhci_addr64(xhci->crcr_low & ~0x3f, val);
2687 xhci_ring_init(xhci, &xhci->cmd_ring, base);
2688 }
2689 xhci->crcr_low &= ~(CRCR_CA | CRCR_CS);
2690 break;
2691 case 0x30: /* DCBAAP low */
2692 xhci->dcbaap_low = val & 0xffffffc0;
2693 break;
2694 case 0x34: /* DCBAAP high */
2695 xhci->dcbaap_high = val;
2696 break;
2697 case 0x38: /* CONFIG */
2698 xhci->config = val & 0xff;
2699 break;
2700 default:
2701 fprintf(stderr, "xhci_oper_write: reg 0x%x unimplemented\n", (int)reg);
2702 }
2703 }
2704
2705 static uint64_t xhci_runtime_read(void *ptr, hwaddr reg,
2706 unsigned size)
2707 {
2708 XHCIState *xhci = ptr;
2709 uint32_t ret = 0;
2710
2711 if (reg < 0x20) {
2712 switch (reg) {
2713 case 0x00: /* MFINDEX */
2714 ret = xhci_mfindex_get(xhci) & 0x3fff;
2715 break;
2716 default:
2717 fprintf(stderr, "xhci_runtime_read: reg 0x%x unimplemented\n",
2718 (int)reg);
2719 break;
2720 }
2721 } else {
2722 int v = (reg - 0x20) / 0x20;
2723 XHCIInterrupter *intr = &xhci->intr[v];
2724 switch (reg & 0x1f) {
2725 case 0x00: /* IMAN */
2726 ret = intr->iman;
2727 break;
2728 case 0x04: /* IMOD */
2729 ret = intr->imod;
2730 break;
2731 case 0x08: /* ERSTSZ */
2732 ret = intr->erstsz;
2733 break;
2734 case 0x10: /* ERSTBA low */
2735 ret = intr->erstba_low;
2736 break;
2737 case 0x14: /* ERSTBA high */
2738 ret = intr->erstba_high;
2739 break;
2740 case 0x18: /* ERDP low */
2741 ret = intr->erdp_low;
2742 break;
2743 case 0x1c: /* ERDP high */
2744 ret = intr->erdp_high;
2745 break;
2746 }
2747 }
2748
2749 trace_usb_xhci_runtime_read(reg, ret);
2750 return ret;
2751 }
2752
2753 static void xhci_runtime_write(void *ptr, hwaddr reg,
2754 uint64_t val, unsigned size)
2755 {
2756 XHCIState *xhci = ptr;
2757 int v = (reg - 0x20) / 0x20;
2758 XHCIInterrupter *intr = &xhci->intr[v];
2759 trace_usb_xhci_runtime_write(reg, val);
2760
2761 if (reg < 0x20) {
2762 fprintf(stderr, "%s: reg 0x%x unimplemented\n", __func__, (int)reg);
2763 return;
2764 }
2765
2766 switch (reg & 0x1f) {
2767 case 0x00: /* IMAN */
2768 if (val & IMAN_IP) {
2769 intr->iman &= ~IMAN_IP;
2770 }
2771 intr->iman &= ~IMAN_IE;
2772 intr->iman |= val & IMAN_IE;
2773 if (v == 0) {
2774 xhci_intx_update(xhci);
2775 }
2776 xhci_msix_update(xhci, v);
2777 break;
2778 case 0x04: /* IMOD */
2779 intr->imod = val;
2780 break;
2781 case 0x08: /* ERSTSZ */
2782 intr->erstsz = val & 0xffff;
2783 break;
2784 case 0x10: /* ERSTBA low */
2785 /* XXX NEC driver bug: it doesn't align this to 64 bytes
2786 intr->erstba_low = val & 0xffffffc0; */
2787 intr->erstba_low = val & 0xfffffff0;
2788 break;
2789 case 0x14: /* ERSTBA high */
2790 intr->erstba_high = val;
2791 xhci_er_reset(xhci, v);
2792 break;
2793 case 0x18: /* ERDP low */
2794 if (val & ERDP_EHB) {
2795 intr->erdp_low &= ~ERDP_EHB;
2796 }
2797 intr->erdp_low = (val & ~ERDP_EHB) | (intr->erdp_low & ERDP_EHB);
2798 break;
2799 case 0x1c: /* ERDP high */
2800 intr->erdp_high = val;
2801 xhci_events_update(xhci, v);
2802 break;
2803 default:
2804 fprintf(stderr, "xhci_oper_write: reg 0x%x unimplemented\n",
2805 (int)reg);
2806 }
2807 }
2808
2809 static uint64_t xhci_doorbell_read(void *ptr, hwaddr reg,
2810 unsigned size)
2811 {
2812 /* doorbells always read as 0 */
2813 trace_usb_xhci_doorbell_read(reg, 0);
2814 return 0;
2815 }
2816
2817 static void xhci_doorbell_write(void *ptr, hwaddr reg,
2818 uint64_t val, unsigned size)
2819 {
2820 XHCIState *xhci = ptr;
2821
2822 trace_usb_xhci_doorbell_write(reg, val);
2823
2824 if (!xhci_running(xhci)) {
2825 fprintf(stderr, "xhci: wrote doorbell while xHC stopped or paused\n");
2826 return;
2827 }
2828
2829 reg >>= 2;
2830
2831 if (reg == 0) {
2832 if (val == 0) {
2833 xhci_process_commands(xhci);
2834 } else {
2835 fprintf(stderr, "xhci: bad doorbell 0 write: 0x%x\n",
2836 (uint32_t)val);
2837 }
2838 } else {
2839 if (reg > xhci->numslots) {
2840 fprintf(stderr, "xhci: bad doorbell %d\n", (int)reg);
2841 } else if (val > 31) {
2842 fprintf(stderr, "xhci: bad doorbell %d write: 0x%x\n",
2843 (int)reg, (uint32_t)val);
2844 } else {
2845 xhci_kick_ep(xhci, reg, val);
2846 }
2847 }
2848 }
2849
2850 static const MemoryRegionOps xhci_cap_ops = {
2851 .read = xhci_cap_read,
2852 .valid.min_access_size = 1,
2853 .valid.max_access_size = 4,
2854 .impl.min_access_size = 4,
2855 .impl.max_access_size = 4,
2856 .endianness = DEVICE_LITTLE_ENDIAN,
2857 };
2858
2859 static const MemoryRegionOps xhci_oper_ops = {
2860 .read = xhci_oper_read,
2861 .write = xhci_oper_write,
2862 .valid.min_access_size = 4,
2863 .valid.max_access_size = 4,
2864 .endianness = DEVICE_LITTLE_ENDIAN,
2865 };
2866
2867 static const MemoryRegionOps xhci_port_ops = {
2868 .read = xhci_port_read,
2869 .write = xhci_port_write,
2870 .valid.min_access_size = 4,
2871 .valid.max_access_size = 4,
2872 .endianness = DEVICE_LITTLE_ENDIAN,
2873 };
2874
2875 static const MemoryRegionOps xhci_runtime_ops = {
2876 .read = xhci_runtime_read,
2877 .write = xhci_runtime_write,
2878 .valid.min_access_size = 4,
2879 .valid.max_access_size = 4,
2880 .endianness = DEVICE_LITTLE_ENDIAN,
2881 };
2882
2883 static const MemoryRegionOps xhci_doorbell_ops = {
2884 .read = xhci_doorbell_read,
2885 .write = xhci_doorbell_write,
2886 .valid.min_access_size = 4,
2887 .valid.max_access_size = 4,
2888 .endianness = DEVICE_LITTLE_ENDIAN,
2889 };
2890
2891 static void xhci_attach(USBPort *usbport)
2892 {
2893 XHCIState *xhci = usbport->opaque;
2894 XHCIPort *port = xhci_lookup_port(xhci, usbport);
2895
2896 xhci_port_update(port, 0);
2897 }
2898
2899 static void xhci_detach(USBPort *usbport)
2900 {
2901 XHCIState *xhci = usbport->opaque;
2902 XHCIPort *port = xhci_lookup_port(xhci, usbport);
2903
2904 xhci_port_update(port, 1);
2905 }
2906
2907 static void xhci_wakeup(USBPort *usbport)
2908 {
2909 XHCIState *xhci = usbport->opaque;
2910 XHCIPort *port = xhci_lookup_port(xhci, usbport);
2911
2912 if (get_field(port->portsc, PORTSC_PLS) != PLS_U3) {
2913 return;
2914 }
2915 set_field(&port->portsc, PLS_RESUME, PORTSC_PLS);
2916 xhci_port_notify(port, PORTSC_PLC);
2917 }
2918
2919 static void xhci_complete(USBPort *port, USBPacket *packet)
2920 {
2921 XHCITransfer *xfer = container_of(packet, XHCITransfer, packet);
2922
2923 if (packet->status == USB_RET_REMOVE_FROM_QUEUE) {
2924 xhci_ep_nuke_one_xfer(xfer);
2925 return;
2926 }
2927 xhci_complete_packet(xfer);
2928 xhci_kick_ep(xfer->xhci, xfer->slotid, xfer->epid);
2929 }
2930
2931 static void xhci_child_detach(USBPort *uport, USBDevice *child)
2932 {
2933 USBBus *bus = usb_bus_from_device(child);
2934 XHCIState *xhci = container_of(bus, XHCIState, bus);
2935 int i;
2936
2937 for (i = 0; i < xhci->numslots; i++) {
2938 if (xhci->slots[i].uport == uport) {
2939 xhci->slots[i].uport = NULL;
2940 }
2941 }
2942 }
2943
2944 static USBPortOps xhci_uport_ops = {
2945 .attach = xhci_attach,
2946 .detach = xhci_detach,
2947 .wakeup = xhci_wakeup,
2948 .complete = xhci_complete,
2949 .child_detach = xhci_child_detach,
2950 };
2951
2952 static int xhci_find_slotid(XHCIState *xhci, USBDevice *dev)
2953 {
2954 XHCISlot *slot;
2955 int slotid;
2956
2957 for (slotid = 1; slotid <= xhci->numslots; slotid++) {
2958 slot = &xhci->slots[slotid-1];
2959 if (slot->devaddr == dev->addr) {
2960 return slotid;
2961 }
2962 }
2963 return 0;
2964 }
2965
2966 static int xhci_find_epid(USBEndpoint *ep)
2967 {
2968 if (ep->nr == 0) {
2969 return 1;
2970 }
2971 if (ep->pid == USB_TOKEN_IN) {
2972 return ep->nr * 2 + 1;
2973 } else {
2974 return ep->nr * 2;
2975 }
2976 }
2977
2978 static void xhci_wakeup_endpoint(USBBus *bus, USBEndpoint *ep)
2979 {
2980 XHCIState *xhci = container_of(bus, XHCIState, bus);
2981 int slotid;
2982
2983 DPRINTF("%s\n", __func__);
2984 slotid = xhci_find_slotid(xhci, ep->dev);
2985 if (slotid == 0 || !xhci->slots[slotid-1].enabled) {
2986 DPRINTF("%s: oops, no slot for dev %d\n", __func__, ep->dev->addr);
2987 return;
2988 }
2989 xhci_kick_ep(xhci, slotid, xhci_find_epid(ep));
2990 }
2991
2992 static USBBusOps xhci_bus_ops = {
2993 .wakeup_endpoint = xhci_wakeup_endpoint,
2994 };
2995
2996 static void usb_xhci_init(XHCIState *xhci, DeviceState *dev)
2997 {
2998 XHCIPort *port;
2999 int i, usbports, speedmask;
3000
3001 xhci->usbsts = USBSTS_HCH;
3002
3003 if (xhci->numports_2 > MAXPORTS_2) {
3004 xhci->numports_2 = MAXPORTS_2;
3005 }
3006 if (xhci->numports_3 > MAXPORTS_3) {
3007 xhci->numports_3 = MAXPORTS_3;
3008 }
3009 usbports = MAX(xhci->numports_2, xhci->numports_3);
3010 xhci->numports = xhci->numports_2 + xhci->numports_3;
3011
3012 usb_bus_new(&xhci->bus, &xhci_bus_ops, &xhci->pci_dev.qdev);
3013
3014 for (i = 0; i < usbports; i++) {
3015 speedmask = 0;
3016 if (i < xhci->numports_2) {
3017 port = &xhci->ports[i];
3018 port->portnr = i + 1;
3019 port->uport = &xhci->uports[i];
3020 port->speedmask =
3021 USB_SPEED_MASK_LOW |
3022 USB_SPEED_MASK_FULL |
3023 USB_SPEED_MASK_HIGH;
3024 snprintf(port->name, sizeof(port->name), "usb2 port #%d", i+1);
3025 speedmask |= port->speedmask;
3026 }
3027 if (i < xhci->numports_3) {
3028 port = &xhci->ports[i + xhci->numports_2];
3029 port->portnr = i + 1 + xhci->numports_2;
3030 port->uport = &xhci->uports[i];
3031 port->speedmask = USB_SPEED_MASK_SUPER;
3032 snprintf(port->name, sizeof(port->name), "usb3 port #%d", i+1);
3033 speedmask |= port->speedmask;
3034 }
3035 usb_register_port(&xhci->bus, &xhci->uports[i], xhci, i,
3036 &xhci_uport_ops, speedmask);
3037 }
3038 }
3039
3040 static int usb_xhci_initfn(struct PCIDevice *dev)
3041 {
3042 int i, ret;
3043
3044 XHCIState *xhci = DO_UPCAST(XHCIState, pci_dev, dev);
3045
3046 xhci->pci_dev.config[PCI_CLASS_PROG] = 0x30; /* xHCI */
3047 xhci->pci_dev.config[PCI_INTERRUPT_PIN] = 0x01; /* interrupt pin 1 */
3048 xhci->pci_dev.config[PCI_CACHE_LINE_SIZE] = 0x10;
3049 xhci->pci_dev.config[0x60] = 0x30; /* release number */
3050
3051 usb_xhci_init(xhci, &dev->qdev);
3052
3053 if (xhci->numintrs > MAXINTRS) {
3054 xhci->numintrs = MAXINTRS;
3055 }
3056 if (xhci->numintrs < 1) {
3057 xhci->numintrs = 1;
3058 }
3059 if (xhci->numslots > MAXSLOTS) {
3060 xhci->numslots = MAXSLOTS;
3061 }
3062 if (xhci->numslots < 1) {
3063 xhci->numslots = 1;
3064 }
3065
3066 xhci->mfwrap_timer = qemu_new_timer_ns(vm_clock, xhci_mfwrap_timer, xhci);
3067
3068 xhci->irq = xhci->pci_dev.irq[0];
3069
3070 memory_region_init(&xhci->mem, "xhci", LEN_REGS);
3071 memory_region_init_io(&xhci->mem_cap, &xhci_cap_ops, xhci,
3072 "capabilities", LEN_CAP);
3073 memory_region_init_io(&xhci->mem_oper, &xhci_oper_ops, xhci,
3074 "operational", 0x400);
3075 memory_region_init_io(&xhci->mem_runtime, &xhci_runtime_ops, xhci,
3076 "runtime", LEN_RUNTIME);
3077 memory_region_init_io(&xhci->mem_doorbell, &xhci_doorbell_ops, xhci,
3078 "doorbell", LEN_DOORBELL);
3079
3080 memory_region_add_subregion(&xhci->mem, 0, &xhci->mem_cap);
3081 memory_region_add_subregion(&xhci->mem, OFF_OPER, &xhci->mem_oper);
3082 memory_region_add_subregion(&xhci->mem, OFF_RUNTIME, &xhci->mem_runtime);
3083 memory_region_add_subregion(&xhci->mem, OFF_DOORBELL, &xhci->mem_doorbell);
3084
3085 for (i = 0; i < xhci->numports; i++) {
3086 XHCIPort *port = &xhci->ports[i];
3087 uint32_t offset = OFF_OPER + 0x400 + 0x10 * i;
3088 port->xhci = xhci;
3089 memory_region_init_io(&port->mem, &xhci_port_ops, port,
3090 port->name, 0x10);
3091 memory_region_add_subregion(&xhci->mem, offset, &port->mem);
3092 }
3093
3094 pci_register_bar(&xhci->pci_dev, 0,
3095 PCI_BASE_ADDRESS_SPACE_MEMORY|PCI_BASE_ADDRESS_MEM_TYPE_64,
3096 &xhci->mem);
3097
3098 ret = pcie_cap_init(&xhci->pci_dev, 0xa0, PCI_EXP_TYPE_ENDPOINT, 0);
3099 assert(ret >= 0);
3100
3101 if (xhci->flags & (1 << XHCI_FLAG_USE_MSI)) {
3102 msi_init(&xhci->pci_dev, 0x70, xhci->numintrs, true, false);
3103 }
3104 if (xhci->flags & (1 << XHCI_FLAG_USE_MSI_X)) {
3105 msix_init(&xhci->pci_dev, xhci->numintrs,
3106 &xhci->mem, 0, OFF_MSIX_TABLE,
3107 &xhci->mem, 0, OFF_MSIX_PBA,
3108 0x90);
3109 }
3110
3111 return 0;
3112 }
3113
3114 static const VMStateDescription vmstate_xhci = {
3115 .name = "xhci",
3116 .unmigratable = 1,
3117 };
3118
3119 static Property xhci_properties[] = {
3120 DEFINE_PROP_BIT("msi", XHCIState, flags, XHCI_FLAG_USE_MSI, true),
3121 DEFINE_PROP_BIT("msix", XHCIState, flags, XHCI_FLAG_USE_MSI_X, true),
3122 DEFINE_PROP_UINT32("intrs", XHCIState, numintrs, MAXINTRS),
3123 DEFINE_PROP_UINT32("slots", XHCIState, numslots, MAXSLOTS),
3124 DEFINE_PROP_UINT32("p2", XHCIState, numports_2, 4),
3125 DEFINE_PROP_UINT32("p3", XHCIState, numports_3, 4),
3126 DEFINE_PROP_END_OF_LIST(),
3127 };
3128
3129 static void xhci_class_init(ObjectClass *klass, void *data)
3130 {
3131 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
3132 DeviceClass *dc = DEVICE_CLASS(klass);
3133
3134 dc->vmsd = &vmstate_xhci;
3135 dc->props = xhci_properties;
3136 dc->reset = xhci_reset;
3137 k->init = usb_xhci_initfn;
3138 k->vendor_id = PCI_VENDOR_ID_NEC;
3139 k->device_id = PCI_DEVICE_ID_NEC_UPD720200;
3140 k->class_id = PCI_CLASS_SERIAL_USB;
3141 k->revision = 0x03;
3142 k->is_express = 1;
3143 }
3144
3145 static TypeInfo xhci_info = {
3146 .name = "nec-usb-xhci",
3147 .parent = TYPE_PCI_DEVICE,
3148 .instance_size = sizeof(XHCIState),
3149 .class_init = xhci_class_init,
3150 };
3151
3152 static void xhci_register_types(void)
3153 {
3154 type_register_static(&xhci_info);
3155 }
3156
3157 type_init(xhci_register_types)
Qemu copy for testing