]>
git.proxmox.com Git - qemu.git/blob - opc-i386.h
14 DEF(cmovw_EAX_T1_T0
, 0)
15 DEF(cmovl_EAX_T1_T0
, 0)
25 DEF(addl_A0_ECX_s1
, 0)
26 DEF(addl_A0_ECX_s2
, 0)
27 DEF(addl_A0_ECX_s3
, 0)
35 DEF(cmovw_ECX_T1_T0
, 0)
36 DEF(cmovl_ECX_T1_T0
, 0)
46 DEF(addl_A0_EDX_s1
, 0)
47 DEF(addl_A0_EDX_s2
, 0)
48 DEF(addl_A0_EDX_s3
, 0)
56 DEF(cmovw_EDX_T1_T0
, 0)
57 DEF(cmovl_EDX_T1_T0
, 0)
67 DEF(addl_A0_EBX_s1
, 0)
68 DEF(addl_A0_EBX_s2
, 0)
69 DEF(addl_A0_EBX_s3
, 0)
77 DEF(cmovw_EBX_T1_T0
, 0)
78 DEF(cmovl_EBX_T1_T0
, 0)
88 DEF(addl_A0_ESP_s1
, 0)
89 DEF(addl_A0_ESP_s2
, 0)
90 DEF(addl_A0_ESP_s3
, 0)
98 DEF(cmovw_ESP_T1_T0
, 0)
99 DEF(cmovl_ESP_T1_T0
, 0)
109 DEF(addl_A0_EBP_s1
, 0)
110 DEF(addl_A0_EBP_s2
, 0)
111 DEF(addl_A0_EBP_s3
, 0)
119 DEF(cmovw_EBP_T1_T0
, 0)
120 DEF(cmovl_EBP_T1_T0
, 0)
130 DEF(addl_A0_ESI_s1
, 0)
131 DEF(addl_A0_ESI_s2
, 0)
132 DEF(addl_A0_ESI_s3
, 0)
140 DEF(cmovw_ESI_T1_T0
, 0)
141 DEF(cmovl_ESI_T1_T0
, 0)
151 DEF(addl_A0_EDI_s1
, 0)
152 DEF(addl_A0_EDI_s2
, 0)
153 DEF(addl_A0_EDI_s3
, 0)
161 DEF(cmovw_EDI_T1_T0
, 0)
162 DEF(cmovl_EDI_T1_T0
, 0)
170 DEF(addl_T0_T1_cc
, 0)
172 DEF(andl_T0_T1_cc
, 0)
173 DEF(subl_T0_T1_cc
, 0)
174 DEF(xorl_T0_T1_cc
, 0)
175 DEF(cmpl_T0_T1_cc
, 0)
179 DEF(testl_T0_T1_cc
, 0)
228 DEF(add_bitw_A0_T1
, 0)
229 DEF(add_bitl_A0_T1
, 0)
251 DEF(setbe_T0_subb
, 0)
254 DEF(setle_T0_subb
, 0)
255 DEF(rolb_T0_T1_cc
, 0)
257 DEF(rorb_T0_T1_cc
, 0)
259 DEF(rclb_T0_T1_cc
, 0)
260 DEF(rcrb_T0_T1_cc
, 0)
261 DEF(shlb_T0_T1_cc
, 0)
263 DEF(shrb_T0_T1_cc
, 0)
265 DEF(sarb_T0_T1_cc
, 0)
267 DEF(adcb_T0_T1_cc
, 0)
268 DEF(sbbb_T0_T1_cc
, 0)
269 DEF(cmpxchgb_T0_T1_EAX_cc
, 0)
271 DEF(rep_movsb_fast
, 0)
273 DEF(rep_stosb_fast
, 0)
275 DEF(rep_lodsb_fast
, 0)
277 DEF(repz_scasb_fast
, 0)
278 DEF(repnz_scasb_fast
, 0)
280 DEF(repz_cmpsb_fast
, 0)
281 DEF(repnz_cmpsb_fast
, 0)
283 DEF(rep_outsb_fast
, 0)
285 DEF(rep_insb_fast
, 0)
287 DEF(rep_movsb_a32
, 0)
289 DEF(rep_stosb_a32
, 0)
291 DEF(rep_lodsb_a32
, 0)
293 DEF(repz_scasb_a32
, 0)
294 DEF(repnz_scasb_a32
, 0)
296 DEF(repz_cmpsb_a32
, 0)
297 DEF(repnz_cmpsb_a32
, 0)
299 DEF(rep_outsb_a32
, 0)
303 DEF(rep_movsb_a16
, 0)
305 DEF(rep_stosb_a16
, 0)
307 DEF(rep_lodsb_a16
, 0)
309 DEF(repz_scasb_a16
, 0)
310 DEF(repnz_scasb_a16
, 0)
312 DEF(repz_cmpsb_a16
, 0)
313 DEF(repnz_cmpsb_a16
, 0)
315 DEF(rep_outsb_a16
, 0)
332 DEF(setbe_T0_subw
, 0)
335 DEF(setle_T0_subw
, 0)
336 DEF(rolw_T0_T1_cc
, 0)
338 DEF(rorw_T0_T1_cc
, 0)
340 DEF(rclw_T0_T1_cc
, 0)
341 DEF(rcrw_T0_T1_cc
, 0)
342 DEF(shlw_T0_T1_cc
, 0)
344 DEF(shrw_T0_T1_cc
, 0)
346 DEF(sarw_T0_T1_cc
, 0)
348 DEF(shldw_T0_T1_im_cc
, 1)
349 DEF(shldw_T0_T1_ECX_cc
, 0)
350 DEF(shrdw_T0_T1_im_cc
, 1)
351 DEF(shrdw_T0_T1_ECX_cc
, 0)
352 DEF(adcw_T0_T1_cc
, 0)
353 DEF(sbbw_T0_T1_cc
, 0)
354 DEF(cmpxchgw_T0_T1_EAX_cc
, 0)
356 DEF(btsw_T0_T1_cc
, 0)
357 DEF(btrw_T0_T1_cc
, 0)
358 DEF(btcw_T0_T1_cc
, 0)
362 DEF(rep_movsw_fast
, 0)
364 DEF(rep_stosw_fast
, 0)
366 DEF(rep_lodsw_fast
, 0)
368 DEF(repz_scasw_fast
, 0)
369 DEF(repnz_scasw_fast
, 0)
371 DEF(repz_cmpsw_fast
, 0)
372 DEF(repnz_cmpsw_fast
, 0)
374 DEF(rep_outsw_fast
, 0)
376 DEF(rep_insw_fast
, 0)
378 DEF(rep_movsw_a32
, 0)
380 DEF(rep_stosw_a32
, 0)
382 DEF(rep_lodsw_a32
, 0)
384 DEF(repz_scasw_a32
, 0)
385 DEF(repnz_scasw_a32
, 0)
387 DEF(repz_cmpsw_a32
, 0)
388 DEF(repnz_cmpsw_a32
, 0)
390 DEF(rep_outsw_a32
, 0)
394 DEF(rep_movsw_a16
, 0)
396 DEF(rep_stosw_a16
, 0)
398 DEF(rep_lodsw_a16
, 0)
400 DEF(repz_scasw_a16
, 0)
401 DEF(repnz_scasw_a16
, 0)
403 DEF(repz_cmpsw_a16
, 0)
404 DEF(repnz_cmpsw_a16
, 0)
406 DEF(rep_outsw_a16
, 0)
423 DEF(setbe_T0_subl
, 0)
426 DEF(setle_T0_subl
, 0)
427 DEF(roll_T0_T1_cc
, 0)
429 DEF(rorl_T0_T1_cc
, 0)
431 DEF(rcll_T0_T1_cc
, 0)
432 DEF(rcrl_T0_T1_cc
, 0)
433 DEF(shll_T0_T1_cc
, 0)
435 DEF(shrl_T0_T1_cc
, 0)
437 DEF(sarl_T0_T1_cc
, 0)
439 DEF(shldl_T0_T1_im_cc
, 1)
440 DEF(shldl_T0_T1_ECX_cc
, 0)
441 DEF(shrdl_T0_T1_im_cc
, 1)
442 DEF(shrdl_T0_T1_ECX_cc
, 0)
443 DEF(adcl_T0_T1_cc
, 0)
444 DEF(sbbl_T0_T1_cc
, 0)
445 DEF(cmpxchgl_T0_T1_EAX_cc
, 0)
447 DEF(btsl_T0_T1_cc
, 0)
448 DEF(btrl_T0_T1_cc
, 0)
449 DEF(btcl_T0_T1_cc
, 0)
453 DEF(rep_movsl_fast
, 0)
455 DEF(rep_stosl_fast
, 0)
457 DEF(rep_lodsl_fast
, 0)
459 DEF(repz_scasl_fast
, 0)
460 DEF(repnz_scasl_fast
, 0)
462 DEF(repz_cmpsl_fast
, 0)
463 DEF(repnz_cmpsl_fast
, 0)
465 DEF(rep_outsl_fast
, 0)
467 DEF(rep_insl_fast
, 0)
469 DEF(rep_movsl_a32
, 0)
471 DEF(rep_stosl_a32
, 0)
473 DEF(rep_lodsl_a32
, 0)
475 DEF(repz_scasl_a32
, 0)
476 DEF(repnz_scasl_a32
, 0)
478 DEF(repz_cmpsl_a32
, 0)
479 DEF(repnz_cmpsl_a32
, 0)
481 DEF(rep_outsl_a32
, 0)
485 DEF(rep_movsl_a16
, 0)
487 DEF(rep_stosl_a16
, 0)
489 DEF(rep_lodsl_a16
, 0)
491 DEF(repz_scasl_a16
, 0)
492 DEF(repnz_scasl_a16
, 0)
494 DEF(repz_cmpsl_a16
, 0)
495 DEF(repnz_cmpsl_a16
, 0)
497 DEF(rep_outsl_a16
, 0)
506 DEF(movswl_EAX_AX
, 0)
508 DEF(movslq_EDX_EAX
, 0)
512 DEF(pushl_ss32_T0
, 0)
513 DEF(pushw_ss32_T0
, 0)
514 DEF(pushl_ss16_T0
, 0)
515 DEF(pushw_ss16_T0
, 0)
558 DEF(movl_eflags_T0
, 0)
559 DEF(movw_eflags_T0
, 0)
560 DEF(movw_eflags_T0_vm
, 1)
561 DEF(movl_eflags_T0_vm
, 1)
562 DEF(movb_eflags_T0
, 0)
563 DEF(movl_T0_eflags
, 0)
564 DEF(movl_T0_eflags_vm
, 0)
575 DEF(fildll_FT0_A0
, 0)
581 DEF(fildll_ST0_A0
, 0)
587 DEF(fistll_ST0_A0
, 0)
598 DEF(fxchg_ST0_STN
, 1)
600 DEF(fucom_ST0_FT0
, 0)
604 DEF(fsubr_ST0_FT0
, 0)
606 DEF(fdivr_ST0_FT0
, 0)
610 DEF(fsubr_STN_ST0
, 1)
612 DEF(fdivr_STN_ST0
, 1)