]> git.proxmox.com Git - qemu.git/blob - target-i386/seg_helper.c
projects / qemu.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge remote-tracking branch 'pmaydell/configury.next' into staging
[qemu.git] / target-i386 / seg_helper.c
1 /*
2 * x86 segmentation related helpers:
3 * TSS, interrupts, system calls, jumps and call/task gates, descriptors
4 *
5 * Copyright (c) 2003 Fabrice Bellard
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
10 * version 2 of the License, or (at your option) any later version.
11 *
12 * This library is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * Lesser General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
18 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
19 */
20
21 #include "cpu.h"
22 #include "qemu/log.h"
23 #include "helper.h"
24
25 //#define DEBUG_PCALL
26
27 #if !defined(CONFIG_USER_ONLY)
28 #include "exec/softmmu_exec.h"
29 #endif /* !defined(CONFIG_USER_ONLY) */
30
31 #ifdef DEBUG_PCALL
32 # define LOG_PCALL(...) qemu_log_mask(CPU_LOG_PCALL, ## __VA_ARGS__)
33 # define LOG_PCALL_STATE(env) \
34 log_cpu_state_mask(CPU_LOG_PCALL, (env), CPU_DUMP_CCOP)
35 #else
36 # define LOG_PCALL(...) do { } while (0)
37 # define LOG_PCALL_STATE(env) do { } while (0)
38 #endif
39
40 /* return non zero if error */
41 static inline int load_segment(CPUX86State *env, uint32_t *e1_ptr,
42 uint32_t *e2_ptr, int selector)
43 {
44 SegmentCache *dt;
45 int index;
46 target_ulong ptr;
47
48 if (selector & 0x4) {
49 dt = &env->ldt;
50 } else {
51 dt = &env->gdt;
52 }
53 index = selector & ~7;
54 if ((index + 7) > dt->limit) {
55 return -1;
56 }
57 ptr = dt->base + index;
58 *e1_ptr = cpu_ldl_kernel(env, ptr);
59 *e2_ptr = cpu_ldl_kernel(env, ptr + 4);
60 return 0;
61 }
62
63 static inline unsigned int get_seg_limit(uint32_t e1, uint32_t e2)
64 {
65 unsigned int limit;
66
67 limit = (e1 & 0xffff) | (e2 & 0x000f0000);
68 if (e2 & DESC_G_MASK) {
69 limit = (limit << 12) | 0xfff;
70 }
71 return limit;
72 }
73
74 static inline uint32_t get_seg_base(uint32_t e1, uint32_t e2)
75 {
76 return (e1 >> 16) | ((e2 & 0xff) << 16) | (e2 & 0xff000000);
77 }
78
79 static inline void load_seg_cache_raw_dt(SegmentCache *sc, uint32_t e1,
80 uint32_t e2)
81 {
82 sc->base = get_seg_base(e1, e2);
83 sc->limit = get_seg_limit(e1, e2);
84 sc->flags = e2;
85 }
86
87 /* init the segment cache in vm86 mode. */
88 static inline void load_seg_vm(CPUX86State *env, int seg, int selector)
89 {
90 selector &= 0xffff;
91 cpu_x86_load_seg_cache(env, seg, selector,
92 (selector << 4), 0xffff, 0);
93 }
94
95 static inline void get_ss_esp_from_tss(CPUX86State *env, uint32_t *ss_ptr,
96 uint32_t *esp_ptr, int dpl)
97 {
98 int type, index, shift;
99
100 #if 0
101 {
102 int i;
103 printf("TR: base=%p limit=%x\n", env->tr.base, env->tr.limit);
104 for (i = 0; i < env->tr.limit; i++) {
105 printf("%02x ", env->tr.base[i]);
106 if ((i & 7) == 7) {
107 printf("\n");
108 }
109 }
110 printf("\n");
111 }
112 #endif
113
114 if (!(env->tr.flags & DESC_P_MASK)) {
115 cpu_abort(env, "invalid tss");
116 }
117 type = (env->tr.flags >> DESC_TYPE_SHIFT) & 0xf;
118 if ((type & 7) != 1) {
119 cpu_abort(env, "invalid tss type");
120 }
121 shift = type >> 3;
122 index = (dpl * 4 + 2) << shift;
123 if (index + (4 << shift) - 1 > env->tr.limit) {
124 raise_exception_err(env, EXCP0A_TSS, env->tr.selector & 0xfffc);
125 }
126 if (shift == 0) {
127 *esp_ptr = cpu_lduw_kernel(env, env->tr.base + index);
128 *ss_ptr = cpu_lduw_kernel(env, env->tr.base + index + 2);
129 } else {
130 *esp_ptr = cpu_ldl_kernel(env, env->tr.base + index);
131 *ss_ptr = cpu_lduw_kernel(env, env->tr.base + index + 4);
132 }
133 }
134
135 /* XXX: merge with load_seg() */
136 static void tss_load_seg(CPUX86State *env, int seg_reg, int selector)
137 {
138 uint32_t e1, e2;
139 int rpl, dpl, cpl;
140
141 if ((selector & 0xfffc) != 0) {
142 if (load_segment(env, &e1, &e2, selector) != 0) {
143 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
144 }
145 if (!(e2 & DESC_S_MASK)) {
146 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
147 }
148 rpl = selector & 3;
149 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
150 cpl = env->hflags & HF_CPL_MASK;
151 if (seg_reg == R_CS) {
152 if (!(e2 & DESC_CS_MASK)) {
153 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
154 }
155 /* XXX: is it correct? */
156 if (dpl != rpl) {
157 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
158 }
159 if ((e2 & DESC_C_MASK) && dpl > rpl) {
160 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
161 }
162 } else if (seg_reg == R_SS) {
163 /* SS must be writable data */
164 if ((e2 & DESC_CS_MASK) || !(e2 & DESC_W_MASK)) {
165 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
166 }
167 if (dpl != cpl || dpl != rpl) {
168 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
169 }
170 } else {
171 /* not readable code */
172 if ((e2 & DESC_CS_MASK) && !(e2 & DESC_R_MASK)) {
173 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
174 }
175 /* if data or non conforming code, checks the rights */
176 if (((e2 >> DESC_TYPE_SHIFT) & 0xf) < 12) {
177 if (dpl < cpl || dpl < rpl) {
178 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
179 }
180 }
181 }
182 if (!(e2 & DESC_P_MASK)) {
183 raise_exception_err(env, EXCP0B_NOSEG, selector & 0xfffc);
184 }
185 cpu_x86_load_seg_cache(env, seg_reg, selector,
186 get_seg_base(e1, e2),
187 get_seg_limit(e1, e2),
188 e2);
189 } else {
190 if (seg_reg == R_SS || seg_reg == R_CS) {
191 raise_exception_err(env, EXCP0A_TSS, selector & 0xfffc);
192 }
193 }
194 }
195
196 #define SWITCH_TSS_JMP 0
197 #define SWITCH_TSS_IRET 1
198 #define SWITCH_TSS_CALL 2
199
200 /* XXX: restore CPU state in registers (PowerPC case) */
201 static void switch_tss(CPUX86State *env, int tss_selector,
202 uint32_t e1, uint32_t e2, int source,
203 uint32_t next_eip)
204 {
205 int tss_limit, tss_limit_max, type, old_tss_limit_max, old_type, v1, v2, i;
206 target_ulong tss_base;
207 uint32_t new_regs[8], new_segs[6];
208 uint32_t new_eflags, new_eip, new_cr3, new_ldt, new_trap;
209 uint32_t old_eflags, eflags_mask;
210 SegmentCache *dt;
211 int index;
212 target_ulong ptr;
213
214 type = (e2 >> DESC_TYPE_SHIFT) & 0xf;
215 LOG_PCALL("switch_tss: sel=0x%04x type=%d src=%d\n", tss_selector, type,
216 source);
217
218 /* if task gate, we read the TSS segment and we load it */
219 if (type == 5) {
220 if (!(e2 & DESC_P_MASK)) {
221 raise_exception_err(env, EXCP0B_NOSEG, tss_selector & 0xfffc);
222 }
223 tss_selector = e1 >> 16;
224 if (tss_selector & 4) {
225 raise_exception_err(env, EXCP0A_TSS, tss_selector & 0xfffc);
226 }
227 if (load_segment(env, &e1, &e2, tss_selector) != 0) {
228 raise_exception_err(env, EXCP0D_GPF, tss_selector & 0xfffc);
229 }
230 if (e2 & DESC_S_MASK) {
231 raise_exception_err(env, EXCP0D_GPF, tss_selector & 0xfffc);
232 }
233 type = (e2 >> DESC_TYPE_SHIFT) & 0xf;
234 if ((type & 7) != 1) {
235 raise_exception_err(env, EXCP0D_GPF, tss_selector & 0xfffc);
236 }
237 }
238
239 if (!(e2 & DESC_P_MASK)) {
240 raise_exception_err(env, EXCP0B_NOSEG, tss_selector & 0xfffc);
241 }
242
243 if (type & 8) {
244 tss_limit_max = 103;
245 } else {
246 tss_limit_max = 43;
247 }
248 tss_limit = get_seg_limit(e1, e2);
249 tss_base = get_seg_base(e1, e2);
250 if ((tss_selector & 4) != 0 ||
251 tss_limit < tss_limit_max) {
252 raise_exception_err(env, EXCP0A_TSS, tss_selector & 0xfffc);
253 }
254 old_type = (env->tr.flags >> DESC_TYPE_SHIFT) & 0xf;
255 if (old_type & 8) {
256 old_tss_limit_max = 103;
257 } else {
258 old_tss_limit_max = 43;
259 }
260
261 /* read all the registers from the new TSS */
262 if (type & 8) {
263 /* 32 bit */
264 new_cr3 = cpu_ldl_kernel(env, tss_base + 0x1c);
265 new_eip = cpu_ldl_kernel(env, tss_base + 0x20);
266 new_eflags = cpu_ldl_kernel(env, tss_base + 0x24);
267 for (i = 0; i < 8; i++) {
268 new_regs[i] = cpu_ldl_kernel(env, tss_base + (0x28 + i * 4));
269 }
270 for (i = 0; i < 6; i++) {
271 new_segs[i] = cpu_lduw_kernel(env, tss_base + (0x48 + i * 4));
272 }
273 new_ldt = cpu_lduw_kernel(env, tss_base + 0x60);
274 new_trap = cpu_ldl_kernel(env, tss_base + 0x64);
275 } else {
276 /* 16 bit */
277 new_cr3 = 0;
278 new_eip = cpu_lduw_kernel(env, tss_base + 0x0e);
279 new_eflags = cpu_lduw_kernel(env, tss_base + 0x10);
280 for (i = 0; i < 8; i++) {
281 new_regs[i] = cpu_lduw_kernel(env, tss_base + (0x12 + i * 2)) |
282 0xffff0000;
283 }
284 for (i = 0; i < 4; i++) {
285 new_segs[i] = cpu_lduw_kernel(env, tss_base + (0x22 + i * 4));
286 }
287 new_ldt = cpu_lduw_kernel(env, tss_base + 0x2a);
288 new_segs[R_FS] = 0;
289 new_segs[R_GS] = 0;
290 new_trap = 0;
291 }
292 /* XXX: avoid a compiler warning, see
293 http://support.amd.com/us/Processor_TechDocs/24593.pdf
294 chapters 12.2.5 and 13.2.4 on how to implement TSS Trap bit */
295 (void)new_trap;
296
297 /* NOTE: we must avoid memory exceptions during the task switch,
298 so we make dummy accesses before */
299 /* XXX: it can still fail in some cases, so a bigger hack is
300 necessary to valid the TLB after having done the accesses */
301
302 v1 = cpu_ldub_kernel(env, env->tr.base);
303 v2 = cpu_ldub_kernel(env, env->tr.base + old_tss_limit_max);
304 cpu_stb_kernel(env, env->tr.base, v1);
305 cpu_stb_kernel(env, env->tr.base + old_tss_limit_max, v2);
306
307 /* clear busy bit (it is restartable) */
308 if (source == SWITCH_TSS_JMP || source == SWITCH_TSS_IRET) {
309 target_ulong ptr;
310 uint32_t e2;
311
312 ptr = env->gdt.base + (env->tr.selector & ~7);
313 e2 = cpu_ldl_kernel(env, ptr + 4);
314 e2 &= ~DESC_TSS_BUSY_MASK;
315 cpu_stl_kernel(env, ptr + 4, e2);
316 }
317 old_eflags = cpu_compute_eflags(env);
318 if (source == SWITCH_TSS_IRET) {
319 old_eflags &= ~NT_MASK;
320 }
321
322 /* save the current state in the old TSS */
323 if (type & 8) {
324 /* 32 bit */
325 cpu_stl_kernel(env, env->tr.base + 0x20, next_eip);
326 cpu_stl_kernel(env, env->tr.base + 0x24, old_eflags);
327 cpu_stl_kernel(env, env->tr.base + (0x28 + 0 * 4), env->regs[R_EAX]);
328 cpu_stl_kernel(env, env->tr.base + (0x28 + 1 * 4), env->regs[R_ECX]);
329 cpu_stl_kernel(env, env->tr.base + (0x28 + 2 * 4), env->regs[R_EDX]);
330 cpu_stl_kernel(env, env->tr.base + (0x28 + 3 * 4), env->regs[R_EBX]);
331 cpu_stl_kernel(env, env->tr.base + (0x28 + 4 * 4), env->regs[R_ESP]);
332 cpu_stl_kernel(env, env->tr.base + (0x28 + 5 * 4), env->regs[R_EBP]);
333 cpu_stl_kernel(env, env->tr.base + (0x28 + 6 * 4), env->regs[R_ESI]);
334 cpu_stl_kernel(env, env->tr.base + (0x28 + 7 * 4), env->regs[R_EDI]);
335 for (i = 0; i < 6; i++) {
336 cpu_stw_kernel(env, env->tr.base + (0x48 + i * 4),
337 env->segs[i].selector);
338 }
339 } else {
340 /* 16 bit */
341 cpu_stw_kernel(env, env->tr.base + 0x0e, next_eip);
342 cpu_stw_kernel(env, env->tr.base + 0x10, old_eflags);
343 cpu_stw_kernel(env, env->tr.base + (0x12 + 0 * 2), env->regs[R_EAX]);
344 cpu_stw_kernel(env, env->tr.base + (0x12 + 1 * 2), env->regs[R_ECX]);
345 cpu_stw_kernel(env, env->tr.base + (0x12 + 2 * 2), env->regs[R_EDX]);
346 cpu_stw_kernel(env, env->tr.base + (0x12 + 3 * 2), env->regs[R_EBX]);
347 cpu_stw_kernel(env, env->tr.base + (0x12 + 4 * 2), env->regs[R_ESP]);
348 cpu_stw_kernel(env, env->tr.base + (0x12 + 5 * 2), env->regs[R_EBP]);
349 cpu_stw_kernel(env, env->tr.base + (0x12 + 6 * 2), env->regs[R_ESI]);
350 cpu_stw_kernel(env, env->tr.base + (0x12 + 7 * 2), env->regs[R_EDI]);
351 for (i = 0; i < 4; i++) {
352 cpu_stw_kernel(env, env->tr.base + (0x22 + i * 4),
353 env->segs[i].selector);
354 }
355 }
356
357 /* now if an exception occurs, it will occurs in the next task
358 context */
359
360 if (source == SWITCH_TSS_CALL) {
361 cpu_stw_kernel(env, tss_base, env->tr.selector);
362 new_eflags |= NT_MASK;
363 }
364
365 /* set busy bit */
366 if (source == SWITCH_TSS_JMP || source == SWITCH_TSS_CALL) {
367 target_ulong ptr;
368 uint32_t e2;
369
370 ptr = env->gdt.base + (tss_selector & ~7);
371 e2 = cpu_ldl_kernel(env, ptr + 4);
372 e2 |= DESC_TSS_BUSY_MASK;
373 cpu_stl_kernel(env, ptr + 4, e2);
374 }
375
376 /* set the new CPU state */
377 /* from this point, any exception which occurs can give problems */
378 env->cr[0] |= CR0_TS_MASK;
379 env->hflags |= HF_TS_MASK;
380 env->tr.selector = tss_selector;
381 env->tr.base = tss_base;
382 env->tr.limit = tss_limit;
383 env->tr.flags = e2 & ~DESC_TSS_BUSY_MASK;
384
385 if ((type & 8) && (env->cr[0] & CR0_PG_MASK)) {
386 cpu_x86_update_cr3(env, new_cr3);
387 }
388
389 /* load all registers without an exception, then reload them with
390 possible exception */
391 env->eip = new_eip;
392 eflags_mask = TF_MASK | AC_MASK | ID_MASK |
393 IF_MASK | IOPL_MASK | VM_MASK | RF_MASK | NT_MASK;
394 if (!(type & 8)) {
395 eflags_mask &= 0xffff;
396 }
397 cpu_load_eflags(env, new_eflags, eflags_mask);
398 /* XXX: what to do in 16 bit case? */
399 env->regs[R_EAX] = new_regs[0];
400 env->regs[R_ECX] = new_regs[1];
401 env->regs[R_EDX] = new_regs[2];
402 env->regs[R_EBX] = new_regs[3];
403 env->regs[R_ESP] = new_regs[4];
404 env->regs[R_EBP] = new_regs[5];
405 env->regs[R_ESI] = new_regs[6];
406 env->regs[R_EDI] = new_regs[7];
407 if (new_eflags & VM_MASK) {
408 for (i = 0; i < 6; i++) {
409 load_seg_vm(env, i, new_segs[i]);
410 }
411 /* in vm86, CPL is always 3 */
412 cpu_x86_set_cpl(env, 3);
413 } else {
414 /* CPL is set the RPL of CS */
415 cpu_x86_set_cpl(env, new_segs[R_CS] & 3);
416 /* first just selectors as the rest may trigger exceptions */
417 for (i = 0; i < 6; i++) {
418 cpu_x86_load_seg_cache(env, i, new_segs[i], 0, 0, 0);
419 }
420 }
421
422 env->ldt.selector = new_ldt & ~4;
423 env->ldt.base = 0;
424 env->ldt.limit = 0;
425 env->ldt.flags = 0;
426
427 /* load the LDT */
428 if (new_ldt & 4) {
429 raise_exception_err(env, EXCP0A_TSS, new_ldt & 0xfffc);
430 }
431
432 if ((new_ldt & 0xfffc) != 0) {
433 dt = &env->gdt;
434 index = new_ldt & ~7;
435 if ((index + 7) > dt->limit) {
436 raise_exception_err(env, EXCP0A_TSS, new_ldt & 0xfffc);
437 }
438 ptr = dt->base + index;
439 e1 = cpu_ldl_kernel(env, ptr);
440 e2 = cpu_ldl_kernel(env, ptr + 4);
441 if ((e2 & DESC_S_MASK) || ((e2 >> DESC_TYPE_SHIFT) & 0xf) != 2) {
442 raise_exception_err(env, EXCP0A_TSS, new_ldt & 0xfffc);
443 }
444 if (!(e2 & DESC_P_MASK)) {
445 raise_exception_err(env, EXCP0A_TSS, new_ldt & 0xfffc);
446 }
447 load_seg_cache_raw_dt(&env->ldt, e1, e2);
448 }
449
450 /* load the segments */
451 if (!(new_eflags & VM_MASK)) {
452 tss_load_seg(env, R_CS, new_segs[R_CS]);
453 tss_load_seg(env, R_SS, new_segs[R_SS]);
454 tss_load_seg(env, R_ES, new_segs[R_ES]);
455 tss_load_seg(env, R_DS, new_segs[R_DS]);
456 tss_load_seg(env, R_FS, new_segs[R_FS]);
457 tss_load_seg(env, R_GS, new_segs[R_GS]);
458 }
459
460 /* check that env->eip is in the CS segment limits */
461 if (new_eip > env->segs[R_CS].limit) {
462 /* XXX: different exception if CALL? */
463 raise_exception_err(env, EXCP0D_GPF, 0);
464 }
465
466 #ifndef CONFIG_USER_ONLY
467 /* reset local breakpoints */
468 if (env->dr[7] & DR7_LOCAL_BP_MASK) {
469 for (i = 0; i < DR7_MAX_BP; i++) {
470 if (hw_local_breakpoint_enabled(env->dr[7], i) &&
471 !hw_global_breakpoint_enabled(env->dr[7], i)) {
472 hw_breakpoint_remove(env, i);
473 }
474 }
475 env->dr[7] &= ~DR7_LOCAL_BP_MASK;
476 }
477 #endif
478 }
479
480 static inline unsigned int get_sp_mask(unsigned int e2)
481 {
482 if (e2 & DESC_B_MASK) {
483 return 0xffffffff;
484 } else {
485 return 0xffff;
486 }
487 }
488
489 static int exception_has_error_code(int intno)
490 {
491 switch (intno) {
492 case 8:
493 case 10:
494 case 11:
495 case 12:
496 case 13:
497 case 14:
498 case 17:
499 return 1;
500 }
501 return 0;
502 }
503
504 #ifdef TARGET_X86_64
505 #define SET_ESP(val, sp_mask) \
506 do { \
507 if ((sp_mask) == 0xffff) { \
508 env->regs[R_ESP] = (env->regs[R_ESP] & ~0xffff) | \
509 ((val) & 0xffff); \
510 } else if ((sp_mask) == 0xffffffffLL) { \
511 env->regs[R_ESP] = (uint32_t)(val); \
512 } else { \
513 env->regs[R_ESP] = (val); \
514 } \
515 } while (0)
516 #else
517 #define SET_ESP(val, sp_mask) \
518 do { \
519 env->regs[R_ESP] = (env->regs[R_ESP] & ~(sp_mask)) | \
520 ((val) & (sp_mask)); \
521 } while (0)
522 #endif
523
524 /* in 64-bit machines, this can overflow. So this segment addition macro
525 * can be used to trim the value to 32-bit whenever needed */
526 #define SEG_ADDL(ssp, sp, sp_mask) ((uint32_t)((ssp) + (sp & (sp_mask))))
527
528 /* XXX: add a is_user flag to have proper security support */
529 #define PUSHW(ssp, sp, sp_mask, val) \
530 { \
531 sp -= 2; \
532 cpu_stw_kernel(env, (ssp) + (sp & (sp_mask)), (val)); \
533 }
534
535 #define PUSHL(ssp, sp, sp_mask, val) \
536 { \
537 sp -= 4; \
538 cpu_stl_kernel(env, SEG_ADDL(ssp, sp, sp_mask), (uint32_t)(val)); \
539 }
540
541 #define POPW(ssp, sp, sp_mask, val) \
542 { \
543 val = cpu_lduw_kernel(env, (ssp) + (sp & (sp_mask))); \
544 sp += 2; \
545 }
546
547 #define POPL(ssp, sp, sp_mask, val) \
548 { \
549 val = (uint32_t)cpu_ldl_kernel(env, SEG_ADDL(ssp, sp, sp_mask)); \
550 sp += 4; \
551 }
552
553 /* protected mode interrupt */
554 static void do_interrupt_protected(CPUX86State *env, int intno, int is_int,
555 int error_code, unsigned int next_eip,
556 int is_hw)
557 {
558 SegmentCache *dt;
559 target_ulong ptr, ssp;
560 int type, dpl, selector, ss_dpl, cpl;
561 int has_error_code, new_stack, shift;
562 uint32_t e1, e2, offset, ss = 0, esp, ss_e1 = 0, ss_e2 = 0;
563 uint32_t old_eip, sp_mask;
564
565 has_error_code = 0;
566 if (!is_int && !is_hw) {
567 has_error_code = exception_has_error_code(intno);
568 }
569 if (is_int) {
570 old_eip = next_eip;
571 } else {
572 old_eip = env->eip;
573 }
574
575 dt = &env->idt;
576 if (intno * 8 + 7 > dt->limit) {
577 raise_exception_err(env, EXCP0D_GPF, intno * 8 + 2);
578 }
579 ptr = dt->base + intno * 8;
580 e1 = cpu_ldl_kernel(env, ptr);
581 e2 = cpu_ldl_kernel(env, ptr + 4);
582 /* check gate type */
583 type = (e2 >> DESC_TYPE_SHIFT) & 0x1f;
584 switch (type) {
585 case 5: /* task gate */
586 /* must do that check here to return the correct error code */
587 if (!(e2 & DESC_P_MASK)) {
588 raise_exception_err(env, EXCP0B_NOSEG, intno * 8 + 2);
589 }
590 switch_tss(env, intno * 8, e1, e2, SWITCH_TSS_CALL, old_eip);
591 if (has_error_code) {
592 int type;
593 uint32_t mask;
594
595 /* push the error code */
596 type = (env->tr.flags >> DESC_TYPE_SHIFT) & 0xf;
597 shift = type >> 3;
598 if (env->segs[R_SS].flags & DESC_B_MASK) {
599 mask = 0xffffffff;
600 } else {
601 mask = 0xffff;
602 }
603 esp = (env->regs[R_ESP] - (2 << shift)) & mask;
604 ssp = env->segs[R_SS].base + esp;
605 if (shift) {
606 cpu_stl_kernel(env, ssp, error_code);
607 } else {
608 cpu_stw_kernel(env, ssp, error_code);
609 }
610 SET_ESP(esp, mask);
611 }
612 return;
613 case 6: /* 286 interrupt gate */
614 case 7: /* 286 trap gate */
615 case 14: /* 386 interrupt gate */
616 case 15: /* 386 trap gate */
617 break;
618 default:
619 raise_exception_err(env, EXCP0D_GPF, intno * 8 + 2);
620 break;
621 }
622 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
623 cpl = env->hflags & HF_CPL_MASK;
624 /* check privilege if software int */
625 if (is_int && dpl < cpl) {
626 raise_exception_err(env, EXCP0D_GPF, intno * 8 + 2);
627 }
628 /* check valid bit */
629 if (!(e2 & DESC_P_MASK)) {
630 raise_exception_err(env, EXCP0B_NOSEG, intno * 8 + 2);
631 }
632 selector = e1 >> 16;
633 offset = (e2 & 0xffff0000) | (e1 & 0x0000ffff);
634 if ((selector & 0xfffc) == 0) {
635 raise_exception_err(env, EXCP0D_GPF, 0);
636 }
637 if (load_segment(env, &e1, &e2, selector) != 0) {
638 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
639 }
640 if (!(e2 & DESC_S_MASK) || !(e2 & (DESC_CS_MASK))) {
641 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
642 }
643 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
644 if (dpl > cpl) {
645 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
646 }
647 if (!(e2 & DESC_P_MASK)) {
648 raise_exception_err(env, EXCP0B_NOSEG, selector & 0xfffc);
649 }
650 if (!(e2 & DESC_C_MASK) && dpl < cpl) {
651 /* to inner privilege */
652 get_ss_esp_from_tss(env, &ss, &esp, dpl);
653 if ((ss & 0xfffc) == 0) {
654 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
655 }
656 if ((ss & 3) != dpl) {
657 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
658 }
659 if (load_segment(env, &ss_e1, &ss_e2, ss) != 0) {
660 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
661 }
662 ss_dpl = (ss_e2 >> DESC_DPL_SHIFT) & 3;
663 if (ss_dpl != dpl) {
664 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
665 }
666 if (!(ss_e2 & DESC_S_MASK) ||
667 (ss_e2 & DESC_CS_MASK) ||
668 !(ss_e2 & DESC_W_MASK)) {
669 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
670 }
671 if (!(ss_e2 & DESC_P_MASK)) {
672 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
673 }
674 new_stack = 1;
675 sp_mask = get_sp_mask(ss_e2);
676 ssp = get_seg_base(ss_e1, ss_e2);
677 } else if ((e2 & DESC_C_MASK) || dpl == cpl) {
678 /* to same privilege */
679 if (env->eflags & VM_MASK) {
680 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
681 }
682 new_stack = 0;
683 sp_mask = get_sp_mask(env->segs[R_SS].flags);
684 ssp = env->segs[R_SS].base;
685 esp = env->regs[R_ESP];
686 dpl = cpl;
687 } else {
688 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
689 new_stack = 0; /* avoid warning */
690 sp_mask = 0; /* avoid warning */
691 ssp = 0; /* avoid warning */
692 esp = 0; /* avoid warning */
693 }
694
695 shift = type >> 3;
696
697 #if 0
698 /* XXX: check that enough room is available */
699 push_size = 6 + (new_stack << 2) + (has_error_code << 1);
700 if (env->eflags & VM_MASK) {
701 push_size += 8;
702 }
703 push_size <<= shift;
704 #endif
705 if (shift == 1) {
706 if (new_stack) {
707 if (env->eflags & VM_MASK) {
708 PUSHL(ssp, esp, sp_mask, env->segs[R_GS].selector);
709 PUSHL(ssp, esp, sp_mask, env->segs[R_FS].selector);
710 PUSHL(ssp, esp, sp_mask, env->segs[R_DS].selector);
711 PUSHL(ssp, esp, sp_mask, env->segs[R_ES].selector);
712 }
713 PUSHL(ssp, esp, sp_mask, env->segs[R_SS].selector);
714 PUSHL(ssp, esp, sp_mask, env->regs[R_ESP]);
715 }
716 PUSHL(ssp, esp, sp_mask, cpu_compute_eflags(env));
717 PUSHL(ssp, esp, sp_mask, env->segs[R_CS].selector);
718 PUSHL(ssp, esp, sp_mask, old_eip);
719 if (has_error_code) {
720 PUSHL(ssp, esp, sp_mask, error_code);
721 }
722 } else {
723 if (new_stack) {
724 if (env->eflags & VM_MASK) {
725 PUSHW(ssp, esp, sp_mask, env->segs[R_GS].selector);
726 PUSHW(ssp, esp, sp_mask, env->segs[R_FS].selector);
727 PUSHW(ssp, esp, sp_mask, env->segs[R_DS].selector);
728 PUSHW(ssp, esp, sp_mask, env->segs[R_ES].selector);
729 }
730 PUSHW(ssp, esp, sp_mask, env->segs[R_SS].selector);
731 PUSHW(ssp, esp, sp_mask, env->regs[R_ESP]);
732 }
733 PUSHW(ssp, esp, sp_mask, cpu_compute_eflags(env));
734 PUSHW(ssp, esp, sp_mask, env->segs[R_CS].selector);
735 PUSHW(ssp, esp, sp_mask, old_eip);
736 if (has_error_code) {
737 PUSHW(ssp, esp, sp_mask, error_code);
738 }
739 }
740
741 if (new_stack) {
742 if (env->eflags & VM_MASK) {
743 cpu_x86_load_seg_cache(env, R_ES, 0, 0, 0, 0);
744 cpu_x86_load_seg_cache(env, R_DS, 0, 0, 0, 0);
745 cpu_x86_load_seg_cache(env, R_FS, 0, 0, 0, 0);
746 cpu_x86_load_seg_cache(env, R_GS, 0, 0, 0, 0);
747 }
748 ss = (ss & ~3) | dpl;
749 cpu_x86_load_seg_cache(env, R_SS, ss,
750 ssp, get_seg_limit(ss_e1, ss_e2), ss_e2);
751 }
752 SET_ESP(esp, sp_mask);
753
754 selector = (selector & ~3) | dpl;
755 cpu_x86_load_seg_cache(env, R_CS, selector,
756 get_seg_base(e1, e2),
757 get_seg_limit(e1, e2),
758 e2);
759 cpu_x86_set_cpl(env, dpl);
760 env->eip = offset;
761
762 /* interrupt gate clear IF mask */
763 if ((type & 1) == 0) {
764 env->eflags &= ~IF_MASK;
765 }
766 env->eflags &= ~(TF_MASK | VM_MASK | RF_MASK | NT_MASK);
767 }
768
769 #ifdef TARGET_X86_64
770
771 #define PUSHQ(sp, val) \
772 { \
773 sp -= 8; \
774 cpu_stq_kernel(env, sp, (val)); \
775 }
776
777 #define POPQ(sp, val) \
778 { \
779 val = cpu_ldq_kernel(env, sp); \
780 sp += 8; \
781 }
782
783 static inline target_ulong get_rsp_from_tss(CPUX86State *env, int level)
784 {
785 int index;
786
787 #if 0
788 printf("TR: base=" TARGET_FMT_lx " limit=%x\n",
789 env->tr.base, env->tr.limit);
790 #endif
791
792 if (!(env->tr.flags & DESC_P_MASK)) {
793 cpu_abort(env, "invalid tss");
794 }
795 index = 8 * level + 4;
796 if ((index + 7) > env->tr.limit) {
797 raise_exception_err(env, EXCP0A_TSS, env->tr.selector & 0xfffc);
798 }
799 return cpu_ldq_kernel(env, env->tr.base + index);
800 }
801
802 /* 64 bit interrupt */
803 static void do_interrupt64(CPUX86State *env, int intno, int is_int,
804 int error_code, target_ulong next_eip, int is_hw)
805 {
806 SegmentCache *dt;
807 target_ulong ptr;
808 int type, dpl, selector, cpl, ist;
809 int has_error_code, new_stack;
810 uint32_t e1, e2, e3, ss;
811 target_ulong old_eip, esp, offset;
812
813 has_error_code = 0;
814 if (!is_int && !is_hw) {
815 has_error_code = exception_has_error_code(intno);
816 }
817 if (is_int) {
818 old_eip = next_eip;
819 } else {
820 old_eip = env->eip;
821 }
822
823 dt = &env->idt;
824 if (intno * 16 + 15 > dt->limit) {
825 raise_exception_err(env, EXCP0D_GPF, intno * 16 + 2);
826 }
827 ptr = dt->base + intno * 16;
828 e1 = cpu_ldl_kernel(env, ptr);
829 e2 = cpu_ldl_kernel(env, ptr + 4);
830 e3 = cpu_ldl_kernel(env, ptr + 8);
831 /* check gate type */
832 type = (e2 >> DESC_TYPE_SHIFT) & 0x1f;
833 switch (type) {
834 case 14: /* 386 interrupt gate */
835 case 15: /* 386 trap gate */
836 break;
837 default:
838 raise_exception_err(env, EXCP0D_GPF, intno * 16 + 2);
839 break;
840 }
841 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
842 cpl = env->hflags & HF_CPL_MASK;
843 /* check privilege if software int */
844 if (is_int && dpl < cpl) {
845 raise_exception_err(env, EXCP0D_GPF, intno * 16 + 2);
846 }
847 /* check valid bit */
848 if (!(e2 & DESC_P_MASK)) {
849 raise_exception_err(env, EXCP0B_NOSEG, intno * 16 + 2);
850 }
851 selector = e1 >> 16;
852 offset = ((target_ulong)e3 << 32) | (e2 & 0xffff0000) | (e1 & 0x0000ffff);
853 ist = e2 & 7;
854 if ((selector & 0xfffc) == 0) {
855 raise_exception_err(env, EXCP0D_GPF, 0);
856 }
857
858 if (load_segment(env, &e1, &e2, selector) != 0) {
859 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
860 }
861 if (!(e2 & DESC_S_MASK) || !(e2 & (DESC_CS_MASK))) {
862 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
863 }
864 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
865 if (dpl > cpl) {
866 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
867 }
868 if (!(e2 & DESC_P_MASK)) {
869 raise_exception_err(env, EXCP0B_NOSEG, selector & 0xfffc);
870 }
871 if (!(e2 & DESC_L_MASK) || (e2 & DESC_B_MASK)) {
872 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
873 }
874 if ((!(e2 & DESC_C_MASK) && dpl < cpl) || ist != 0) {
875 /* to inner privilege */
876 if (ist != 0) {
877 esp = get_rsp_from_tss(env, ist + 3);
878 } else {
879 esp = get_rsp_from_tss(env, dpl);
880 }
881 esp &= ~0xfLL; /* align stack */
882 ss = 0;
883 new_stack = 1;
884 } else if ((e2 & DESC_C_MASK) || dpl == cpl) {
885 /* to same privilege */
886 if (env->eflags & VM_MASK) {
887 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
888 }
889 new_stack = 0;
890 if (ist != 0) {
891 esp = get_rsp_from_tss(env, ist + 3);
892 } else {
893 esp = env->regs[R_ESP];
894 }
895 esp &= ~0xfLL; /* align stack */
896 dpl = cpl;
897 } else {
898 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
899 new_stack = 0; /* avoid warning */
900 esp = 0; /* avoid warning */
901 }
902
903 PUSHQ(esp, env->segs[R_SS].selector);
904 PUSHQ(esp, env->regs[R_ESP]);
905 PUSHQ(esp, cpu_compute_eflags(env));
906 PUSHQ(esp, env->segs[R_CS].selector);
907 PUSHQ(esp, old_eip);
908 if (has_error_code) {
909 PUSHQ(esp, error_code);
910 }
911
912 if (new_stack) {
913 ss = 0 | dpl;
914 cpu_x86_load_seg_cache(env, R_SS, ss, 0, 0, 0);
915 }
916 env->regs[R_ESP] = esp;
917
918 selector = (selector & ~3) | dpl;
919 cpu_x86_load_seg_cache(env, R_CS, selector,
920 get_seg_base(e1, e2),
921 get_seg_limit(e1, e2),
922 e2);
923 cpu_x86_set_cpl(env, dpl);
924 env->eip = offset;
925
926 /* interrupt gate clear IF mask */
927 if ((type & 1) == 0) {
928 env->eflags &= ~IF_MASK;
929 }
930 env->eflags &= ~(TF_MASK | VM_MASK | RF_MASK | NT_MASK);
931 }
932 #endif
933
934 #ifdef TARGET_X86_64
935 #if defined(CONFIG_USER_ONLY)
936 void helper_syscall(CPUX86State *env, int next_eip_addend)
937 {
938 env->exception_index = EXCP_SYSCALL;
939 env->exception_next_eip = env->eip + next_eip_addend;
940 cpu_loop_exit(env);
941 }
942 #else
943 void helper_syscall(CPUX86State *env, int next_eip_addend)
944 {
945 int selector;
946
947 if (!(env->efer & MSR_EFER_SCE)) {
948 raise_exception_err(env, EXCP06_ILLOP, 0);
949 }
950 selector = (env->star >> 32) & 0xffff;
951 if (env->hflags & HF_LMA_MASK) {
952 int code64;
953
954 env->regs[R_ECX] = env->eip + next_eip_addend;
955 env->regs[11] = cpu_compute_eflags(env);
956
957 code64 = env->hflags & HF_CS64_MASK;
958
959 cpu_x86_set_cpl(env, 0);
960 cpu_x86_load_seg_cache(env, R_CS, selector & 0xfffc,
961 0, 0xffffffff,
962 DESC_G_MASK | DESC_P_MASK |
963 DESC_S_MASK |
964 DESC_CS_MASK | DESC_R_MASK | DESC_A_MASK |
965 DESC_L_MASK);
966 cpu_x86_load_seg_cache(env, R_SS, (selector + 8) & 0xfffc,
967 0, 0xffffffff,
968 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
969 DESC_S_MASK |
970 DESC_W_MASK | DESC_A_MASK);
971 env->eflags &= ~env->fmask;
972 cpu_load_eflags(env, env->eflags, 0);
973 if (code64) {
974 env->eip = env->lstar;
975 } else {
976 env->eip = env->cstar;
977 }
978 } else {
979 env->regs[R_ECX] = (uint32_t)(env->eip + next_eip_addend);
980
981 cpu_x86_set_cpl(env, 0);
982 cpu_x86_load_seg_cache(env, R_CS, selector & 0xfffc,
983 0, 0xffffffff,
984 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
985 DESC_S_MASK |
986 DESC_CS_MASK | DESC_R_MASK | DESC_A_MASK);
987 cpu_x86_load_seg_cache(env, R_SS, (selector + 8) & 0xfffc,
988 0, 0xffffffff,
989 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
990 DESC_S_MASK |
991 DESC_W_MASK | DESC_A_MASK);
992 env->eflags &= ~(IF_MASK | RF_MASK | VM_MASK);
993 env->eip = (uint32_t)env->star;
994 }
995 }
996 #endif
997 #endif
998
999 #ifdef TARGET_X86_64
1000 void helper_sysret(CPUX86State *env, int dflag)
1001 {
1002 int cpl, selector;
1003
1004 if (!(env->efer & MSR_EFER_SCE)) {
1005 raise_exception_err(env, EXCP06_ILLOP, 0);
1006 }
1007 cpl = env->hflags & HF_CPL_MASK;
1008 if (!(env->cr[0] & CR0_PE_MASK) || cpl != 0) {
1009 raise_exception_err(env, EXCP0D_GPF, 0);
1010 }
1011 selector = (env->star >> 48) & 0xffff;
1012 if (env->hflags & HF_LMA_MASK) {
1013 if (dflag == 2) {
1014 cpu_x86_load_seg_cache(env, R_CS, (selector + 16) | 3,
1015 0, 0xffffffff,
1016 DESC_G_MASK | DESC_P_MASK |
1017 DESC_S_MASK | (3 << DESC_DPL_SHIFT) |
1018 DESC_CS_MASK | DESC_R_MASK | DESC_A_MASK |
1019 DESC_L_MASK);
1020 env->eip = env->regs[R_ECX];
1021 } else {
1022 cpu_x86_load_seg_cache(env, R_CS, selector | 3,
1023 0, 0xffffffff,
1024 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
1025 DESC_S_MASK | (3 << DESC_DPL_SHIFT) |
1026 DESC_CS_MASK | DESC_R_MASK | DESC_A_MASK);
1027 env->eip = (uint32_t)env->regs[R_ECX];
1028 }
1029 cpu_x86_load_seg_cache(env, R_SS, selector + 8,
1030 0, 0xffffffff,
1031 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
1032 DESC_S_MASK | (3 << DESC_DPL_SHIFT) |
1033 DESC_W_MASK | DESC_A_MASK);
1034 cpu_load_eflags(env, (uint32_t)(env->regs[11]), TF_MASK | AC_MASK
1035 | ID_MASK | IF_MASK | IOPL_MASK | VM_MASK | RF_MASK |
1036 NT_MASK);
1037 cpu_x86_set_cpl(env, 3);
1038 } else {
1039 cpu_x86_load_seg_cache(env, R_CS, selector | 3,
1040 0, 0xffffffff,
1041 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
1042 DESC_S_MASK | (3 << DESC_DPL_SHIFT) |
1043 DESC_CS_MASK | DESC_R_MASK | DESC_A_MASK);
1044 env->eip = (uint32_t)env->regs[R_ECX];
1045 cpu_x86_load_seg_cache(env, R_SS, selector + 8,
1046 0, 0xffffffff,
1047 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
1048 DESC_S_MASK | (3 << DESC_DPL_SHIFT) |
1049 DESC_W_MASK | DESC_A_MASK);
1050 env->eflags |= IF_MASK;
1051 cpu_x86_set_cpl(env, 3);
1052 }
1053 }
1054 #endif
1055
1056 /* real mode interrupt */
1057 static void do_interrupt_real(CPUX86State *env, int intno, int is_int,
1058 int error_code, unsigned int next_eip)
1059 {
1060 SegmentCache *dt;
1061 target_ulong ptr, ssp;
1062 int selector;
1063 uint32_t offset, esp;
1064 uint32_t old_cs, old_eip;
1065
1066 /* real mode (simpler!) */
1067 dt = &env->idt;
1068 if (intno * 4 + 3 > dt->limit) {
1069 raise_exception_err(env, EXCP0D_GPF, intno * 8 + 2);
1070 }
1071 ptr = dt->base + intno * 4;
1072 offset = cpu_lduw_kernel(env, ptr);
1073 selector = cpu_lduw_kernel(env, ptr + 2);
1074 esp = env->regs[R_ESP];
1075 ssp = env->segs[R_SS].base;
1076 if (is_int) {
1077 old_eip = next_eip;
1078 } else {
1079 old_eip = env->eip;
1080 }
1081 old_cs = env->segs[R_CS].selector;
1082 /* XXX: use SS segment size? */
1083 PUSHW(ssp, esp, 0xffff, cpu_compute_eflags(env));
1084 PUSHW(ssp, esp, 0xffff, old_cs);
1085 PUSHW(ssp, esp, 0xffff, old_eip);
1086
1087 /* update processor state */
1088 env->regs[R_ESP] = (env->regs[R_ESP] & ~0xffff) | (esp & 0xffff);
1089 env->eip = offset;
1090 env->segs[R_CS].selector = selector;
1091 env->segs[R_CS].base = (selector << 4);
1092 env->eflags &= ~(IF_MASK | TF_MASK | AC_MASK | RF_MASK);
1093 }
1094
1095 #if defined(CONFIG_USER_ONLY)
1096 /* fake user mode interrupt */
1097 static void do_interrupt_user(CPUX86State *env, int intno, int is_int,
1098 int error_code, target_ulong next_eip)
1099 {
1100 SegmentCache *dt;
1101 target_ulong ptr;
1102 int dpl, cpl, shift;
1103 uint32_t e2;
1104
1105 dt = &env->idt;
1106 if (env->hflags & HF_LMA_MASK) {
1107 shift = 4;
1108 } else {
1109 shift = 3;
1110 }
1111 ptr = dt->base + (intno << shift);
1112 e2 = cpu_ldl_kernel(env, ptr + 4);
1113
1114 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
1115 cpl = env->hflags & HF_CPL_MASK;
1116 /* check privilege if software int */
1117 if (is_int && dpl < cpl) {
1118 raise_exception_err(env, EXCP0D_GPF, (intno << shift) + 2);
1119 }
1120
1121 /* Since we emulate only user space, we cannot do more than
1122 exiting the emulation with the suitable exception and error
1123 code */
1124 if (is_int) {
1125 env->eip = next_eip;
1126 }
1127 }
1128
1129 #else
1130
1131 static void handle_even_inj(CPUX86State *env, int intno, int is_int,
1132 int error_code, int is_hw, int rm)
1133 {
1134 uint32_t event_inj = ldl_phys(env->vm_vmcb + offsetof(struct vmcb,
1135 control.event_inj));
1136
1137 if (!(event_inj & SVM_EVTINJ_VALID)) {
1138 int type;
1139
1140 if (is_int) {
1141 type = SVM_EVTINJ_TYPE_SOFT;
1142 } else {
1143 type = SVM_EVTINJ_TYPE_EXEPT;
1144 }
1145 event_inj = intno | type | SVM_EVTINJ_VALID;
1146 if (!rm && exception_has_error_code(intno)) {
1147 event_inj |= SVM_EVTINJ_VALID_ERR;
1148 stl_phys(env->vm_vmcb + offsetof(struct vmcb,
1149 control.event_inj_err),
1150 error_code);
1151 }
1152 stl_phys(env->vm_vmcb + offsetof(struct vmcb, control.event_inj),
1153 event_inj);
1154 }
1155 }
1156 #endif
1157
1158 /*
1159 * Begin execution of an interruption. is_int is TRUE if coming from
1160 * the int instruction. next_eip is the env->eip value AFTER the interrupt
1161 * instruction. It is only relevant if is_int is TRUE.
1162 */
1163 static void do_interrupt_all(CPUX86State *env, int intno, int is_int,
1164 int error_code, target_ulong next_eip, int is_hw)
1165 {
1166 if (qemu_loglevel_mask(CPU_LOG_INT)) {
1167 if ((env->cr[0] & CR0_PE_MASK)) {
1168 static int count;
1169
1170 qemu_log("%6d: v=%02x e=%04x i=%d cpl=%d IP=%04x:" TARGET_FMT_lx
1171 " pc=" TARGET_FMT_lx " SP=%04x:" TARGET_FMT_lx,
1172 count, intno, error_code, is_int,
1173 env->hflags & HF_CPL_MASK,
1174 env->segs[R_CS].selector, env->eip,
1175 (int)env->segs[R_CS].base + env->eip,
1176 env->segs[R_SS].selector, env->regs[R_ESP]);
1177 if (intno == 0x0e) {
1178 qemu_log(" CR2=" TARGET_FMT_lx, env->cr[2]);
1179 } else {
1180 qemu_log(" env->regs[R_EAX]=" TARGET_FMT_lx, env->regs[R_EAX]);
1181 }
1182 qemu_log("\n");
1183 log_cpu_state(env, CPU_DUMP_CCOP);
1184 #if 0
1185 {
1186 int i;
1187 target_ulong ptr;
1188
1189 qemu_log(" code=");
1190 ptr = env->segs[R_CS].base + env->eip;
1191 for (i = 0; i < 16; i++) {
1192 qemu_log(" %02x", ldub(ptr + i));
1193 }
1194 qemu_log("\n");
1195 }
1196 #endif
1197 count++;
1198 }
1199 }
1200 if (env->cr[0] & CR0_PE_MASK) {
1201 #if !defined(CONFIG_USER_ONLY)
1202 if (env->hflags & HF_SVMI_MASK) {
1203 handle_even_inj(env, intno, is_int, error_code, is_hw, 0);
1204 }
1205 #endif
1206 #ifdef TARGET_X86_64
1207 if (env->hflags & HF_LMA_MASK) {
1208 do_interrupt64(env, intno, is_int, error_code, next_eip, is_hw);
1209 } else
1210 #endif
1211 {
1212 do_interrupt_protected(env, intno, is_int, error_code, next_eip,
1213 is_hw);
1214 }
1215 } else {
1216 #if !defined(CONFIG_USER_ONLY)
1217 if (env->hflags & HF_SVMI_MASK) {
1218 handle_even_inj(env, intno, is_int, error_code, is_hw, 1);
1219 }
1220 #endif
1221 do_interrupt_real(env, intno, is_int, error_code, next_eip);
1222 }
1223
1224 #if !defined(CONFIG_USER_ONLY)
1225 if (env->hflags & HF_SVMI_MASK) {
1226 uint32_t event_inj = ldl_phys(env->vm_vmcb +
1227 offsetof(struct vmcb,
1228 control.event_inj));
1229
1230 stl_phys(env->vm_vmcb + offsetof(struct vmcb, control.event_inj),
1231 event_inj & ~SVM_EVTINJ_VALID);
1232 }
1233 #endif
1234 }
1235
1236 void x86_cpu_do_interrupt(CPUState *cs)
1237 {
1238 X86CPU *cpu = X86_CPU(cs);
1239 CPUX86State *env = &cpu->env;
1240
1241 #if defined(CONFIG_USER_ONLY)
1242 /* if user mode only, we simulate a fake exception
1243 which will be handled outside the cpu execution
1244 loop */
1245 do_interrupt_user(env, env->exception_index,
1246 env->exception_is_int,
1247 env->error_code,
1248 env->exception_next_eip);
1249 /* successfully delivered */
1250 env->old_exception = -1;
1251 #else
1252 /* simulate a real cpu exception. On i386, it can
1253 trigger new exceptions, but we do not handle
1254 double or triple faults yet. */
1255 do_interrupt_all(env, env->exception_index,
1256 env->exception_is_int,
1257 env->error_code,
1258 env->exception_next_eip, 0);
1259 /* successfully delivered */
1260 env->old_exception = -1;
1261 #endif
1262 }
1263
1264 void do_interrupt_x86_hardirq(CPUX86State *env, int intno, int is_hw)
1265 {
1266 do_interrupt_all(env, intno, 0, 0, 0, is_hw);
1267 }
1268
1269 void helper_enter_level(CPUX86State *env, int level, int data32,
1270 target_ulong t1)
1271 {
1272 target_ulong ssp;
1273 uint32_t esp_mask, esp, ebp;
1274
1275 esp_mask = get_sp_mask(env->segs[R_SS].flags);
1276 ssp = env->segs[R_SS].base;
1277 ebp = env->regs[R_EBP];
1278 esp = env->regs[R_ESP];
1279 if (data32) {
1280 /* 32 bit */
1281 esp -= 4;
1282 while (--level) {
1283 esp -= 4;
1284 ebp -= 4;
1285 cpu_stl_data(env, ssp + (esp & esp_mask),
1286 cpu_ldl_data(env, ssp + (ebp & esp_mask)));
1287 }
1288 esp -= 4;
1289 cpu_stl_data(env, ssp + (esp & esp_mask), t1);
1290 } else {
1291 /* 16 bit */
1292 esp -= 2;
1293 while (--level) {
1294 esp -= 2;
1295 ebp -= 2;
1296 cpu_stw_data(env, ssp + (esp & esp_mask),
1297 cpu_lduw_data(env, ssp + (ebp & esp_mask)));
1298 }
1299 esp -= 2;
1300 cpu_stw_data(env, ssp + (esp & esp_mask), t1);
1301 }
1302 }
1303
1304 #ifdef TARGET_X86_64
1305 void helper_enter64_level(CPUX86State *env, int level, int data64,
1306 target_ulong t1)
1307 {
1308 target_ulong esp, ebp;
1309
1310 ebp = env->regs[R_EBP];
1311 esp = env->regs[R_ESP];
1312
1313 if (data64) {
1314 /* 64 bit */
1315 esp -= 8;
1316 while (--level) {
1317 esp -= 8;
1318 ebp -= 8;
1319 cpu_stq_data(env, esp, cpu_ldq_data(env, ebp));
1320 }
1321 esp -= 8;
1322 cpu_stq_data(env, esp, t1);
1323 } else {
1324 /* 16 bit */
1325 esp -= 2;
1326 while (--level) {
1327 esp -= 2;
1328 ebp -= 2;
1329 cpu_stw_data(env, esp, cpu_lduw_data(env, ebp));
1330 }
1331 esp -= 2;
1332 cpu_stw_data(env, esp, t1);
1333 }
1334 }
1335 #endif
1336
1337 void helper_lldt(CPUX86State *env, int selector)
1338 {
1339 SegmentCache *dt;
1340 uint32_t e1, e2;
1341 int index, entry_limit;
1342 target_ulong ptr;
1343
1344 selector &= 0xffff;
1345 if ((selector & 0xfffc) == 0) {
1346 /* XXX: NULL selector case: invalid LDT */
1347 env->ldt.base = 0;
1348 env->ldt.limit = 0;
1349 } else {
1350 if (selector & 0x4) {
1351 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1352 }
1353 dt = &env->gdt;
1354 index = selector & ~7;
1355 #ifdef TARGET_X86_64
1356 if (env->hflags & HF_LMA_MASK) {
1357 entry_limit = 15;
1358 } else
1359 #endif
1360 {
1361 entry_limit = 7;
1362 }
1363 if ((index + entry_limit) > dt->limit) {
1364 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1365 }
1366 ptr = dt->base + index;
1367 e1 = cpu_ldl_kernel(env, ptr);
1368 e2 = cpu_ldl_kernel(env, ptr + 4);
1369 if ((e2 & DESC_S_MASK) || ((e2 >> DESC_TYPE_SHIFT) & 0xf) != 2) {
1370 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1371 }
1372 if (!(e2 & DESC_P_MASK)) {
1373 raise_exception_err(env, EXCP0B_NOSEG, selector & 0xfffc);
1374 }
1375 #ifdef TARGET_X86_64
1376 if (env->hflags & HF_LMA_MASK) {
1377 uint32_t e3;
1378
1379 e3 = cpu_ldl_kernel(env, ptr + 8);
1380 load_seg_cache_raw_dt(&env->ldt, e1, e2);
1381 env->ldt.base |= (target_ulong)e3 << 32;
1382 } else
1383 #endif
1384 {
1385 load_seg_cache_raw_dt(&env->ldt, e1, e2);
1386 }
1387 }
1388 env->ldt.selector = selector;
1389 }
1390
1391 void helper_ltr(CPUX86State *env, int selector)
1392 {
1393 SegmentCache *dt;
1394 uint32_t e1, e2;
1395 int index, type, entry_limit;
1396 target_ulong ptr;
1397
1398 selector &= 0xffff;
1399 if ((selector & 0xfffc) == 0) {
1400 /* NULL selector case: invalid TR */
1401 env->tr.base = 0;
1402 env->tr.limit = 0;
1403 env->tr.flags = 0;
1404 } else {
1405 if (selector & 0x4) {
1406 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1407 }
1408 dt = &env->gdt;
1409 index = selector & ~7;
1410 #ifdef TARGET_X86_64
1411 if (env->hflags & HF_LMA_MASK) {
1412 entry_limit = 15;
1413 } else
1414 #endif
1415 {
1416 entry_limit = 7;
1417 }
1418 if ((index + entry_limit) > dt->limit) {
1419 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1420 }
1421 ptr = dt->base + index;
1422 e1 = cpu_ldl_kernel(env, ptr);
1423 e2 = cpu_ldl_kernel(env, ptr + 4);
1424 type = (e2 >> DESC_TYPE_SHIFT) & 0xf;
1425 if ((e2 & DESC_S_MASK) ||
1426 (type != 1 && type != 9)) {
1427 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1428 }
1429 if (!(e2 & DESC_P_MASK)) {
1430 raise_exception_err(env, EXCP0B_NOSEG, selector & 0xfffc);
1431 }
1432 #ifdef TARGET_X86_64
1433 if (env->hflags & HF_LMA_MASK) {
1434 uint32_t e3, e4;
1435
1436 e3 = cpu_ldl_kernel(env, ptr + 8);
1437 e4 = cpu_ldl_kernel(env, ptr + 12);
1438 if ((e4 >> DESC_TYPE_SHIFT) & 0xf) {
1439 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1440 }
1441 load_seg_cache_raw_dt(&env->tr, e1, e2);
1442 env->tr.base |= (target_ulong)e3 << 32;
1443 } else
1444 #endif
1445 {
1446 load_seg_cache_raw_dt(&env->tr, e1, e2);
1447 }
1448 e2 |= DESC_TSS_BUSY_MASK;
1449 cpu_stl_kernel(env, ptr + 4, e2);
1450 }
1451 env->tr.selector = selector;
1452 }
1453
1454 /* only works if protected mode and not VM86. seg_reg must be != R_CS */
1455 void helper_load_seg(CPUX86State *env, int seg_reg, int selector)
1456 {
1457 uint32_t e1, e2;
1458 int cpl, dpl, rpl;
1459 SegmentCache *dt;
1460 int index;
1461 target_ulong ptr;
1462
1463 selector &= 0xffff;
1464 cpl = env->hflags & HF_CPL_MASK;
1465 if ((selector & 0xfffc) == 0) {
1466 /* null selector case */
1467 if (seg_reg == R_SS
1468 #ifdef TARGET_X86_64
1469 && (!(env->hflags & HF_CS64_MASK) || cpl == 3)
1470 #endif
1471 ) {
1472 raise_exception_err(env, EXCP0D_GPF, 0);
1473 }
1474 cpu_x86_load_seg_cache(env, seg_reg, selector, 0, 0, 0);
1475 } else {
1476
1477 if (selector & 0x4) {
1478 dt = &env->ldt;
1479 } else {
1480 dt = &env->gdt;
1481 }
1482 index = selector & ~7;
1483 if ((index + 7) > dt->limit) {
1484 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1485 }
1486 ptr = dt->base + index;
1487 e1 = cpu_ldl_kernel(env, ptr);
1488 e2 = cpu_ldl_kernel(env, ptr + 4);
1489
1490 if (!(e2 & DESC_S_MASK)) {
1491 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1492 }
1493 rpl = selector & 3;
1494 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
1495 if (seg_reg == R_SS) {
1496 /* must be writable segment */
1497 if ((e2 & DESC_CS_MASK) || !(e2 & DESC_W_MASK)) {
1498 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1499 }
1500 if (rpl != cpl || dpl != cpl) {
1501 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1502 }
1503 } else {
1504 /* must be readable segment */
1505 if ((e2 & (DESC_CS_MASK | DESC_R_MASK)) == DESC_CS_MASK) {
1506 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1507 }
1508
1509 if (!(e2 & DESC_CS_MASK) || !(e2 & DESC_C_MASK)) {
1510 /* if not conforming code, test rights */
1511 if (dpl < cpl || dpl < rpl) {
1512 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1513 }
1514 }
1515 }
1516
1517 if (!(e2 & DESC_P_MASK)) {
1518 if (seg_reg == R_SS) {
1519 raise_exception_err(env, EXCP0C_STACK, selector & 0xfffc);
1520 } else {
1521 raise_exception_err(env, EXCP0B_NOSEG, selector & 0xfffc);
1522 }
1523 }
1524
1525 /* set the access bit if not already set */
1526 if (!(e2 & DESC_A_MASK)) {
1527 e2 |= DESC_A_MASK;
1528 cpu_stl_kernel(env, ptr + 4, e2);
1529 }
1530
1531 cpu_x86_load_seg_cache(env, seg_reg, selector,
1532 get_seg_base(e1, e2),
1533 get_seg_limit(e1, e2),
1534 e2);
1535 #if 0
1536 qemu_log("load_seg: sel=0x%04x base=0x%08lx limit=0x%08lx flags=%08x\n",
1537 selector, (unsigned long)sc->base, sc->limit, sc->flags);
1538 #endif
1539 }
1540 }
1541
1542 /* protected mode jump */
1543 void helper_ljmp_protected(CPUX86State *env, int new_cs, target_ulong new_eip,
1544 int next_eip_addend)
1545 {
1546 int gate_cs, type;
1547 uint32_t e1, e2, cpl, dpl, rpl, limit;
1548 target_ulong next_eip;
1549
1550 if ((new_cs & 0xfffc) == 0) {
1551 raise_exception_err(env, EXCP0D_GPF, 0);
1552 }
1553 if (load_segment(env, &e1, &e2, new_cs) != 0) {
1554 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1555 }
1556 cpl = env->hflags & HF_CPL_MASK;
1557 if (e2 & DESC_S_MASK) {
1558 if (!(e2 & DESC_CS_MASK)) {
1559 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1560 }
1561 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
1562 if (e2 & DESC_C_MASK) {
1563 /* conforming code segment */
1564 if (dpl > cpl) {
1565 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1566 }
1567 } else {
1568 /* non conforming code segment */
1569 rpl = new_cs & 3;
1570 if (rpl > cpl) {
1571 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1572 }
1573 if (dpl != cpl) {
1574 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1575 }
1576 }
1577 if (!(e2 & DESC_P_MASK)) {
1578 raise_exception_err(env, EXCP0B_NOSEG, new_cs & 0xfffc);
1579 }
1580 limit = get_seg_limit(e1, e2);
1581 if (new_eip > limit &&
1582 !(env->hflags & HF_LMA_MASK) && !(e2 & DESC_L_MASK)) {
1583 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1584 }
1585 cpu_x86_load_seg_cache(env, R_CS, (new_cs & 0xfffc) | cpl,
1586 get_seg_base(e1, e2), limit, e2);
1587 env->eip = new_eip;
1588 } else {
1589 /* jump to call or task gate */
1590 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
1591 rpl = new_cs & 3;
1592 cpl = env->hflags & HF_CPL_MASK;
1593 type = (e2 >> DESC_TYPE_SHIFT) & 0xf;
1594 switch (type) {
1595 case 1: /* 286 TSS */
1596 case 9: /* 386 TSS */
1597 case 5: /* task gate */
1598 if (dpl < cpl || dpl < rpl) {
1599 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1600 }
1601 next_eip = env->eip + next_eip_addend;
1602 switch_tss(env, new_cs, e1, e2, SWITCH_TSS_JMP, next_eip);
1603 CC_OP = CC_OP_EFLAGS;
1604 break;
1605 case 4: /* 286 call gate */
1606 case 12: /* 386 call gate */
1607 if ((dpl < cpl) || (dpl < rpl)) {
1608 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1609 }
1610 if (!(e2 & DESC_P_MASK)) {
1611 raise_exception_err(env, EXCP0B_NOSEG, new_cs & 0xfffc);
1612 }
1613 gate_cs = e1 >> 16;
1614 new_eip = (e1 & 0xffff);
1615 if (type == 12) {
1616 new_eip |= (e2 & 0xffff0000);
1617 }
1618 if (load_segment(env, &e1, &e2, gate_cs) != 0) {
1619 raise_exception_err(env, EXCP0D_GPF, gate_cs & 0xfffc);
1620 }
1621 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
1622 /* must be code segment */
1623 if (((e2 & (DESC_S_MASK | DESC_CS_MASK)) !=
1624 (DESC_S_MASK | DESC_CS_MASK))) {
1625 raise_exception_err(env, EXCP0D_GPF, gate_cs & 0xfffc);
1626 }
1627 if (((e2 & DESC_C_MASK) && (dpl > cpl)) ||
1628 (!(e2 & DESC_C_MASK) && (dpl != cpl))) {
1629 raise_exception_err(env, EXCP0D_GPF, gate_cs & 0xfffc);
1630 }
1631 if (!(e2 & DESC_P_MASK)) {
1632 raise_exception_err(env, EXCP0D_GPF, gate_cs & 0xfffc);
1633 }
1634 limit = get_seg_limit(e1, e2);
1635 if (new_eip > limit) {
1636 raise_exception_err(env, EXCP0D_GPF, 0);
1637 }
1638 cpu_x86_load_seg_cache(env, R_CS, (gate_cs & 0xfffc) | cpl,
1639 get_seg_base(e1, e2), limit, e2);
1640 env->eip = new_eip;
1641 break;
1642 default:
1643 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1644 break;
1645 }
1646 }
1647 }
1648
1649 /* real mode call */
1650 void helper_lcall_real(CPUX86State *env, int new_cs, target_ulong new_eip1,
1651 int shift, int next_eip)
1652 {
1653 int new_eip;
1654 uint32_t esp, esp_mask;
1655 target_ulong ssp;
1656
1657 new_eip = new_eip1;
1658 esp = env->regs[R_ESP];
1659 esp_mask = get_sp_mask(env->segs[R_SS].flags);
1660 ssp = env->segs[R_SS].base;
1661 if (shift) {
1662 PUSHL(ssp, esp, esp_mask, env->segs[R_CS].selector);
1663 PUSHL(ssp, esp, esp_mask, next_eip);
1664 } else {
1665 PUSHW(ssp, esp, esp_mask, env->segs[R_CS].selector);
1666 PUSHW(ssp, esp, esp_mask, next_eip);
1667 }
1668
1669 SET_ESP(esp, esp_mask);
1670 env->eip = new_eip;
1671 env->segs[R_CS].selector = new_cs;
1672 env->segs[R_CS].base = (new_cs << 4);
1673 }
1674
1675 /* protected mode call */
1676 void helper_lcall_protected(CPUX86State *env, int new_cs, target_ulong new_eip,
1677 int shift, int next_eip_addend)
1678 {
1679 int new_stack, i;
1680 uint32_t e1, e2, cpl, dpl, rpl, selector, offset, param_count;
1681 uint32_t ss = 0, ss_e1 = 0, ss_e2 = 0, sp, type, ss_dpl, sp_mask;
1682 uint32_t val, limit, old_sp_mask;
1683 target_ulong ssp, old_ssp, next_eip;
1684
1685 next_eip = env->eip + next_eip_addend;
1686 LOG_PCALL("lcall %04x:%08x s=%d\n", new_cs, (uint32_t)new_eip, shift);
1687 LOG_PCALL_STATE(env);
1688 if ((new_cs & 0xfffc) == 0) {
1689 raise_exception_err(env, EXCP0D_GPF, 0);
1690 }
1691 if (load_segment(env, &e1, &e2, new_cs) != 0) {
1692 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1693 }
1694 cpl = env->hflags & HF_CPL_MASK;
1695 LOG_PCALL("desc=%08x:%08x\n", e1, e2);
1696 if (e2 & DESC_S_MASK) {
1697 if (!(e2 & DESC_CS_MASK)) {
1698 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1699 }
1700 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
1701 if (e2 & DESC_C_MASK) {
1702 /* conforming code segment */
1703 if (dpl > cpl) {
1704 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1705 }
1706 } else {
1707 /* non conforming code segment */
1708 rpl = new_cs & 3;
1709 if (rpl > cpl) {
1710 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1711 }
1712 if (dpl != cpl) {
1713 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1714 }
1715 }
1716 if (!(e2 & DESC_P_MASK)) {
1717 raise_exception_err(env, EXCP0B_NOSEG, new_cs & 0xfffc);
1718 }
1719
1720 #ifdef TARGET_X86_64
1721 /* XXX: check 16/32 bit cases in long mode */
1722 if (shift == 2) {
1723 target_ulong rsp;
1724
1725 /* 64 bit case */
1726 rsp = env->regs[R_ESP];
1727 PUSHQ(rsp, env->segs[R_CS].selector);
1728 PUSHQ(rsp, next_eip);
1729 /* from this point, not restartable */
1730 env->regs[R_ESP] = rsp;
1731 cpu_x86_load_seg_cache(env, R_CS, (new_cs & 0xfffc) | cpl,
1732 get_seg_base(e1, e2),
1733 get_seg_limit(e1, e2), e2);
1734 env->eip = new_eip;
1735 } else
1736 #endif
1737 {
1738 sp = env->regs[R_ESP];
1739 sp_mask = get_sp_mask(env->segs[R_SS].flags);
1740 ssp = env->segs[R_SS].base;
1741 if (shift) {
1742 PUSHL(ssp, sp, sp_mask, env->segs[R_CS].selector);
1743 PUSHL(ssp, sp, sp_mask, next_eip);
1744 } else {
1745 PUSHW(ssp, sp, sp_mask, env->segs[R_CS].selector);
1746 PUSHW(ssp, sp, sp_mask, next_eip);
1747 }
1748
1749 limit = get_seg_limit(e1, e2);
1750 if (new_eip > limit) {
1751 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1752 }
1753 /* from this point, not restartable */
1754 SET_ESP(sp, sp_mask);
1755 cpu_x86_load_seg_cache(env, R_CS, (new_cs & 0xfffc) | cpl,
1756 get_seg_base(e1, e2), limit, e2);
1757 env->eip = new_eip;
1758 }
1759 } else {
1760 /* check gate type */
1761 type = (e2 >> DESC_TYPE_SHIFT) & 0x1f;
1762 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
1763 rpl = new_cs & 3;
1764 switch (type) {
1765 case 1: /* available 286 TSS */
1766 case 9: /* available 386 TSS */
1767 case 5: /* task gate */
1768 if (dpl < cpl || dpl < rpl) {
1769 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1770 }
1771 switch_tss(env, new_cs, e1, e2, SWITCH_TSS_CALL, next_eip);
1772 CC_OP = CC_OP_EFLAGS;
1773 return;
1774 case 4: /* 286 call gate */
1775 case 12: /* 386 call gate */
1776 break;
1777 default:
1778 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1779 break;
1780 }
1781 shift = type >> 3;
1782
1783 if (dpl < cpl || dpl < rpl) {
1784 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
1785 }
1786 /* check valid bit */
1787 if (!(e2 & DESC_P_MASK)) {
1788 raise_exception_err(env, EXCP0B_NOSEG, new_cs & 0xfffc);
1789 }
1790 selector = e1 >> 16;
1791 offset = (e2 & 0xffff0000) | (e1 & 0x0000ffff);
1792 param_count = e2 & 0x1f;
1793 if ((selector & 0xfffc) == 0) {
1794 raise_exception_err(env, EXCP0D_GPF, 0);
1795 }
1796
1797 if (load_segment(env, &e1, &e2, selector) != 0) {
1798 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1799 }
1800 if (!(e2 & DESC_S_MASK) || !(e2 & (DESC_CS_MASK))) {
1801 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1802 }
1803 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
1804 if (dpl > cpl) {
1805 raise_exception_err(env, EXCP0D_GPF, selector & 0xfffc);
1806 }
1807 if (!(e2 & DESC_P_MASK)) {
1808 raise_exception_err(env, EXCP0B_NOSEG, selector & 0xfffc);
1809 }
1810
1811 if (!(e2 & DESC_C_MASK) && dpl < cpl) {
1812 /* to inner privilege */
1813 get_ss_esp_from_tss(env, &ss, &sp, dpl);
1814 LOG_PCALL("new ss:esp=%04x:%08x param_count=%d env->regs[R_ESP]="
1815 TARGET_FMT_lx "\n", ss, sp, param_count,
1816 env->regs[R_ESP]);
1817 if ((ss & 0xfffc) == 0) {
1818 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
1819 }
1820 if ((ss & 3) != dpl) {
1821 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
1822 }
1823 if (load_segment(env, &ss_e1, &ss_e2, ss) != 0) {
1824 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
1825 }
1826 ss_dpl = (ss_e2 >> DESC_DPL_SHIFT) & 3;
1827 if (ss_dpl != dpl) {
1828 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
1829 }
1830 if (!(ss_e2 & DESC_S_MASK) ||
1831 (ss_e2 & DESC_CS_MASK) ||
1832 !(ss_e2 & DESC_W_MASK)) {
1833 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
1834 }
1835 if (!(ss_e2 & DESC_P_MASK)) {
1836 raise_exception_err(env, EXCP0A_TSS, ss & 0xfffc);
1837 }
1838
1839 /* push_size = ((param_count * 2) + 8) << shift; */
1840
1841 old_sp_mask = get_sp_mask(env->segs[R_SS].flags);
1842 old_ssp = env->segs[R_SS].base;
1843
1844 sp_mask = get_sp_mask(ss_e2);
1845 ssp = get_seg_base(ss_e1, ss_e2);
1846 if (shift) {
1847 PUSHL(ssp, sp, sp_mask, env->segs[R_SS].selector);
1848 PUSHL(ssp, sp, sp_mask, env->regs[R_ESP]);
1849 for (i = param_count - 1; i >= 0; i--) {
1850 val = cpu_ldl_kernel(env, old_ssp +
1851 ((env->regs[R_ESP] + i * 4) &
1852 old_sp_mask));
1853 PUSHL(ssp, sp, sp_mask, val);
1854 }
1855 } else {
1856 PUSHW(ssp, sp, sp_mask, env->segs[R_SS].selector);
1857 PUSHW(ssp, sp, sp_mask, env->regs[R_ESP]);
1858 for (i = param_count - 1; i >= 0; i--) {
1859 val = cpu_lduw_kernel(env, old_ssp +
1860 ((env->regs[R_ESP] + i * 2) &
1861 old_sp_mask));
1862 PUSHW(ssp, sp, sp_mask, val);
1863 }
1864 }
1865 new_stack = 1;
1866 } else {
1867 /* to same privilege */
1868 sp = env->regs[R_ESP];
1869 sp_mask = get_sp_mask(env->segs[R_SS].flags);
1870 ssp = env->segs[R_SS].base;
1871 /* push_size = (4 << shift); */
1872 new_stack = 0;
1873 }
1874
1875 if (shift) {
1876 PUSHL(ssp, sp, sp_mask, env->segs[R_CS].selector);
1877 PUSHL(ssp, sp, sp_mask, next_eip);
1878 } else {
1879 PUSHW(ssp, sp, sp_mask, env->segs[R_CS].selector);
1880 PUSHW(ssp, sp, sp_mask, next_eip);
1881 }
1882
1883 /* from this point, not restartable */
1884
1885 if (new_stack) {
1886 ss = (ss & ~3) | dpl;
1887 cpu_x86_load_seg_cache(env, R_SS, ss,
1888 ssp,
1889 get_seg_limit(ss_e1, ss_e2),
1890 ss_e2);
1891 }
1892
1893 selector = (selector & ~3) | dpl;
1894 cpu_x86_load_seg_cache(env, R_CS, selector,
1895 get_seg_base(e1, e2),
1896 get_seg_limit(e1, e2),
1897 e2);
1898 cpu_x86_set_cpl(env, dpl);
1899 SET_ESP(sp, sp_mask);
1900 env->eip = offset;
1901 }
1902 }
1903
1904 /* real and vm86 mode iret */
1905 void helper_iret_real(CPUX86State *env, int shift)
1906 {
1907 uint32_t sp, new_cs, new_eip, new_eflags, sp_mask;
1908 target_ulong ssp;
1909 int eflags_mask;
1910
1911 sp_mask = 0xffff; /* XXXX: use SS segment size? */
1912 sp = env->regs[R_ESP];
1913 ssp = env->segs[R_SS].base;
1914 if (shift == 1) {
1915 /* 32 bits */
1916 POPL(ssp, sp, sp_mask, new_eip);
1917 POPL(ssp, sp, sp_mask, new_cs);
1918 new_cs &= 0xffff;
1919 POPL(ssp, sp, sp_mask, new_eflags);
1920 } else {
1921 /* 16 bits */
1922 POPW(ssp, sp, sp_mask, new_eip);
1923 POPW(ssp, sp, sp_mask, new_cs);
1924 POPW(ssp, sp, sp_mask, new_eflags);
1925 }
1926 env->regs[R_ESP] = (env->regs[R_ESP] & ~sp_mask) | (sp & sp_mask);
1927 env->segs[R_CS].selector = new_cs;
1928 env->segs[R_CS].base = (new_cs << 4);
1929 env->eip = new_eip;
1930 if (env->eflags & VM_MASK) {
1931 eflags_mask = TF_MASK | AC_MASK | ID_MASK | IF_MASK | RF_MASK |
1932 NT_MASK;
1933 } else {
1934 eflags_mask = TF_MASK | AC_MASK | ID_MASK | IF_MASK | IOPL_MASK |
1935 RF_MASK | NT_MASK;
1936 }
1937 if (shift == 0) {
1938 eflags_mask &= 0xffff;
1939 }
1940 cpu_load_eflags(env, new_eflags, eflags_mask);
1941 env->hflags2 &= ~HF2_NMI_MASK;
1942 }
1943
1944 static inline void validate_seg(CPUX86State *env, int seg_reg, int cpl)
1945 {
1946 int dpl;
1947 uint32_t e2;
1948
1949 /* XXX: on x86_64, we do not want to nullify FS and GS because
1950 they may still contain a valid base. I would be interested to
1951 know how a real x86_64 CPU behaves */
1952 if ((seg_reg == R_FS || seg_reg == R_GS) &&
1953 (env->segs[seg_reg].selector & 0xfffc) == 0) {
1954 return;
1955 }
1956
1957 e2 = env->segs[seg_reg].flags;
1958 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
1959 if (!(e2 & DESC_CS_MASK) || !(e2 & DESC_C_MASK)) {
1960 /* data or non conforming code segment */
1961 if (dpl < cpl) {
1962 cpu_x86_load_seg_cache(env, seg_reg, 0, 0, 0, 0);
1963 }
1964 }
1965 }
1966
1967 /* protected mode iret */
1968 static inline void helper_ret_protected(CPUX86State *env, int shift,
1969 int is_iret, int addend)
1970 {
1971 uint32_t new_cs, new_eflags, new_ss;
1972 uint32_t new_es, new_ds, new_fs, new_gs;
1973 uint32_t e1, e2, ss_e1, ss_e2;
1974 int cpl, dpl, rpl, eflags_mask, iopl;
1975 target_ulong ssp, sp, new_eip, new_esp, sp_mask;
1976
1977 #ifdef TARGET_X86_64
1978 if (shift == 2) {
1979 sp_mask = -1;
1980 } else
1981 #endif
1982 {
1983 sp_mask = get_sp_mask(env->segs[R_SS].flags);
1984 }
1985 sp = env->regs[R_ESP];
1986 ssp = env->segs[R_SS].base;
1987 new_eflags = 0; /* avoid warning */
1988 #ifdef TARGET_X86_64
1989 if (shift == 2) {
1990 POPQ(sp, new_eip);
1991 POPQ(sp, new_cs);
1992 new_cs &= 0xffff;
1993 if (is_iret) {
1994 POPQ(sp, new_eflags);
1995 }
1996 } else
1997 #endif
1998 {
1999 if (shift == 1) {
2000 /* 32 bits */
2001 POPL(ssp, sp, sp_mask, new_eip);
2002 POPL(ssp, sp, sp_mask, new_cs);
2003 new_cs &= 0xffff;
2004 if (is_iret) {
2005 POPL(ssp, sp, sp_mask, new_eflags);
2006 if (new_eflags & VM_MASK) {
2007 goto return_to_vm86;
2008 }
2009 }
2010 } else {
2011 /* 16 bits */
2012 POPW(ssp, sp, sp_mask, new_eip);
2013 POPW(ssp, sp, sp_mask, new_cs);
2014 if (is_iret) {
2015 POPW(ssp, sp, sp_mask, new_eflags);
2016 }
2017 }
2018 }
2019 LOG_PCALL("lret new %04x:" TARGET_FMT_lx " s=%d addend=0x%x\n",
2020 new_cs, new_eip, shift, addend);
2021 LOG_PCALL_STATE(env);
2022 if ((new_cs & 0xfffc) == 0) {
2023 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
2024 }
2025 if (load_segment(env, &e1, &e2, new_cs) != 0) {
2026 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
2027 }
2028 if (!(e2 & DESC_S_MASK) ||
2029 !(e2 & DESC_CS_MASK)) {
2030 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
2031 }
2032 cpl = env->hflags & HF_CPL_MASK;
2033 rpl = new_cs & 3;
2034 if (rpl < cpl) {
2035 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
2036 }
2037 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
2038 if (e2 & DESC_C_MASK) {
2039 if (dpl > rpl) {
2040 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
2041 }
2042 } else {
2043 if (dpl != rpl) {
2044 raise_exception_err(env, EXCP0D_GPF, new_cs & 0xfffc);
2045 }
2046 }
2047 if (!(e2 & DESC_P_MASK)) {
2048 raise_exception_err(env, EXCP0B_NOSEG, new_cs & 0xfffc);
2049 }
2050
2051 sp += addend;
2052 if (rpl == cpl && (!(env->hflags & HF_CS64_MASK) ||
2053 ((env->hflags & HF_CS64_MASK) && !is_iret))) {
2054 /* return to same privilege level */
2055 cpu_x86_load_seg_cache(env, R_CS, new_cs,
2056 get_seg_base(e1, e2),
2057 get_seg_limit(e1, e2),
2058 e2);
2059 } else {
2060 /* return to different privilege level */
2061 #ifdef TARGET_X86_64
2062 if (shift == 2) {
2063 POPQ(sp, new_esp);
2064 POPQ(sp, new_ss);
2065 new_ss &= 0xffff;
2066 } else
2067 #endif
2068 {
2069 if (shift == 1) {
2070 /* 32 bits */
2071 POPL(ssp, sp, sp_mask, new_esp);
2072 POPL(ssp, sp, sp_mask, new_ss);
2073 new_ss &= 0xffff;
2074 } else {
2075 /* 16 bits */
2076 POPW(ssp, sp, sp_mask, new_esp);
2077 POPW(ssp, sp, sp_mask, new_ss);
2078 }
2079 }
2080 LOG_PCALL("new ss:esp=%04x:" TARGET_FMT_lx "\n",
2081 new_ss, new_esp);
2082 if ((new_ss & 0xfffc) == 0) {
2083 #ifdef TARGET_X86_64
2084 /* NULL ss is allowed in long mode if cpl != 3 */
2085 /* XXX: test CS64? */
2086 if ((env->hflags & HF_LMA_MASK) && rpl != 3) {
2087 cpu_x86_load_seg_cache(env, R_SS, new_ss,
2088 0, 0xffffffff,
2089 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
2090 DESC_S_MASK | (rpl << DESC_DPL_SHIFT) |
2091 DESC_W_MASK | DESC_A_MASK);
2092 ss_e2 = DESC_B_MASK; /* XXX: should not be needed? */
2093 } else
2094 #endif
2095 {
2096 raise_exception_err(env, EXCP0D_GPF, 0);
2097 }
2098 } else {
2099 if ((new_ss & 3) != rpl) {
2100 raise_exception_err(env, EXCP0D_GPF, new_ss & 0xfffc);
2101 }
2102 if (load_segment(env, &ss_e1, &ss_e2, new_ss) != 0) {
2103 raise_exception_err(env, EXCP0D_GPF, new_ss & 0xfffc);
2104 }
2105 if (!(ss_e2 & DESC_S_MASK) ||
2106 (ss_e2 & DESC_CS_MASK) ||
2107 !(ss_e2 & DESC_W_MASK)) {
2108 raise_exception_err(env, EXCP0D_GPF, new_ss & 0xfffc);
2109 }
2110 dpl = (ss_e2 >> DESC_DPL_SHIFT) & 3;
2111 if (dpl != rpl) {
2112 raise_exception_err(env, EXCP0D_GPF, new_ss & 0xfffc);
2113 }
2114 if (!(ss_e2 & DESC_P_MASK)) {
2115 raise_exception_err(env, EXCP0B_NOSEG, new_ss & 0xfffc);
2116 }
2117 cpu_x86_load_seg_cache(env, R_SS, new_ss,
2118 get_seg_base(ss_e1, ss_e2),
2119 get_seg_limit(ss_e1, ss_e2),
2120 ss_e2);
2121 }
2122
2123 cpu_x86_load_seg_cache(env, R_CS, new_cs,
2124 get_seg_base(e1, e2),
2125 get_seg_limit(e1, e2),
2126 e2);
2127 cpu_x86_set_cpl(env, rpl);
2128 sp = new_esp;
2129 #ifdef TARGET_X86_64
2130 if (env->hflags & HF_CS64_MASK) {
2131 sp_mask = -1;
2132 } else
2133 #endif
2134 {
2135 sp_mask = get_sp_mask(ss_e2);
2136 }
2137
2138 /* validate data segments */
2139 validate_seg(env, R_ES, rpl);
2140 validate_seg(env, R_DS, rpl);
2141 validate_seg(env, R_FS, rpl);
2142 validate_seg(env, R_GS, rpl);
2143
2144 sp += addend;
2145 }
2146 SET_ESP(sp, sp_mask);
2147 env->eip = new_eip;
2148 if (is_iret) {
2149 /* NOTE: 'cpl' is the _old_ CPL */
2150 eflags_mask = TF_MASK | AC_MASK | ID_MASK | RF_MASK | NT_MASK;
2151 if (cpl == 0) {
2152 eflags_mask |= IOPL_MASK;
2153 }
2154 iopl = (env->eflags >> IOPL_SHIFT) & 3;
2155 if (cpl <= iopl) {
2156 eflags_mask |= IF_MASK;
2157 }
2158 if (shift == 0) {
2159 eflags_mask &= 0xffff;
2160 }
2161 cpu_load_eflags(env, new_eflags, eflags_mask);
2162 }
2163 return;
2164
2165 return_to_vm86:
2166 POPL(ssp, sp, sp_mask, new_esp);
2167 POPL(ssp, sp, sp_mask, new_ss);
2168 POPL(ssp, sp, sp_mask, new_es);
2169 POPL(ssp, sp, sp_mask, new_ds);
2170 POPL(ssp, sp, sp_mask, new_fs);
2171 POPL(ssp, sp, sp_mask, new_gs);
2172
2173 /* modify processor state */
2174 cpu_load_eflags(env, new_eflags, TF_MASK | AC_MASK | ID_MASK |
2175 IF_MASK | IOPL_MASK | VM_MASK | NT_MASK | VIF_MASK |
2176 VIP_MASK);
2177 load_seg_vm(env, R_CS, new_cs & 0xffff);
2178 cpu_x86_set_cpl(env, 3);
2179 load_seg_vm(env, R_SS, new_ss & 0xffff);
2180 load_seg_vm(env, R_ES, new_es & 0xffff);
2181 load_seg_vm(env, R_DS, new_ds & 0xffff);
2182 load_seg_vm(env, R_FS, new_fs & 0xffff);
2183 load_seg_vm(env, R_GS, new_gs & 0xffff);
2184
2185 env->eip = new_eip & 0xffff;
2186 env->regs[R_ESP] = new_esp;
2187 }
2188
2189 void helper_iret_protected(CPUX86State *env, int shift, int next_eip)
2190 {
2191 int tss_selector, type;
2192 uint32_t e1, e2;
2193
2194 /* specific case for TSS */
2195 if (env->eflags & NT_MASK) {
2196 #ifdef TARGET_X86_64
2197 if (env->hflags & HF_LMA_MASK) {
2198 raise_exception_err(env, EXCP0D_GPF, 0);
2199 }
2200 #endif
2201 tss_selector = cpu_lduw_kernel(env, env->tr.base + 0);
2202 if (tss_selector & 4) {
2203 raise_exception_err(env, EXCP0A_TSS, tss_selector & 0xfffc);
2204 }
2205 if (load_segment(env, &e1, &e2, tss_selector) != 0) {
2206 raise_exception_err(env, EXCP0A_TSS, tss_selector & 0xfffc);
2207 }
2208 type = (e2 >> DESC_TYPE_SHIFT) & 0x17;
2209 /* NOTE: we check both segment and busy TSS */
2210 if (type != 3) {
2211 raise_exception_err(env, EXCP0A_TSS, tss_selector & 0xfffc);
2212 }
2213 switch_tss(env, tss_selector, e1, e2, SWITCH_TSS_IRET, next_eip);
2214 } else {
2215 helper_ret_protected(env, shift, 1, 0);
2216 }
2217 env->hflags2 &= ~HF2_NMI_MASK;
2218 }
2219
2220 void helper_lret_protected(CPUX86State *env, int shift, int addend)
2221 {
2222 helper_ret_protected(env, shift, 0, addend);
2223 }
2224
2225 void helper_sysenter(CPUX86State *env)
2226 {
2227 if (env->sysenter_cs == 0) {
2228 raise_exception_err(env, EXCP0D_GPF, 0);
2229 }
2230 env->eflags &= ~(VM_MASK | IF_MASK | RF_MASK);
2231 cpu_x86_set_cpl(env, 0);
2232
2233 #ifdef TARGET_X86_64
2234 if (env->hflags & HF_LMA_MASK) {
2235 cpu_x86_load_seg_cache(env, R_CS, env->sysenter_cs & 0xfffc,
2236 0, 0xffffffff,
2237 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
2238 DESC_S_MASK |
2239 DESC_CS_MASK | DESC_R_MASK | DESC_A_MASK |
2240 DESC_L_MASK);
2241 } else
2242 #endif
2243 {
2244 cpu_x86_load_seg_cache(env, R_CS, env->sysenter_cs & 0xfffc,
2245 0, 0xffffffff,
2246 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
2247 DESC_S_MASK |
2248 DESC_CS_MASK | DESC_R_MASK | DESC_A_MASK);
2249 }
2250 cpu_x86_load_seg_cache(env, R_SS, (env->sysenter_cs + 8) & 0xfffc,
2251 0, 0xffffffff,
2252 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
2253 DESC_S_MASK |
2254 DESC_W_MASK | DESC_A_MASK);
2255 env->regs[R_ESP] = env->sysenter_esp;
2256 env->eip = env->sysenter_eip;
2257 }
2258
2259 void helper_sysexit(CPUX86State *env, int dflag)
2260 {
2261 int cpl;
2262
2263 cpl = env->hflags & HF_CPL_MASK;
2264 if (env->sysenter_cs == 0 || cpl != 0) {
2265 raise_exception_err(env, EXCP0D_GPF, 0);
2266 }
2267 cpu_x86_set_cpl(env, 3);
2268 #ifdef TARGET_X86_64
2269 if (dflag == 2) {
2270 cpu_x86_load_seg_cache(env, R_CS, ((env->sysenter_cs + 32) & 0xfffc) |
2271 3, 0, 0xffffffff,
2272 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
2273 DESC_S_MASK | (3 << DESC_DPL_SHIFT) |
2274 DESC_CS_MASK | DESC_R_MASK | DESC_A_MASK |
2275 DESC_L_MASK);
2276 cpu_x86_load_seg_cache(env, R_SS, ((env->sysenter_cs + 40) & 0xfffc) |
2277 3, 0, 0xffffffff,
2278 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
2279 DESC_S_MASK | (3 << DESC_DPL_SHIFT) |
2280 DESC_W_MASK | DESC_A_MASK);
2281 } else
2282 #endif
2283 {
2284 cpu_x86_load_seg_cache(env, R_CS, ((env->sysenter_cs + 16) & 0xfffc) |
2285 3, 0, 0xffffffff,
2286 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
2287 DESC_S_MASK | (3 << DESC_DPL_SHIFT) |
2288 DESC_CS_MASK | DESC_R_MASK | DESC_A_MASK);
2289 cpu_x86_load_seg_cache(env, R_SS, ((env->sysenter_cs + 24) & 0xfffc) |
2290 3, 0, 0xffffffff,
2291 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK |
2292 DESC_S_MASK | (3 << DESC_DPL_SHIFT) |
2293 DESC_W_MASK | DESC_A_MASK);
2294 }
2295 env->regs[R_ESP] = env->regs[R_ECX];
2296 env->eip = env->regs[R_EDX];
2297 }
2298
2299 target_ulong helper_lsl(CPUX86State *env, target_ulong selector1)
2300 {
2301 unsigned int limit;
2302 uint32_t e1, e2, eflags, selector;
2303 int rpl, dpl, cpl, type;
2304
2305 selector = selector1 & 0xffff;
2306 eflags = cpu_cc_compute_all(env, CC_OP);
2307 if ((selector & 0xfffc) == 0) {
2308 goto fail;
2309 }
2310 if (load_segment(env, &e1, &e2, selector) != 0) {
2311 goto fail;
2312 }
2313 rpl = selector & 3;
2314 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
2315 cpl = env->hflags & HF_CPL_MASK;
2316 if (e2 & DESC_S_MASK) {
2317 if ((e2 & DESC_CS_MASK) && (e2 & DESC_C_MASK)) {
2318 /* conforming */
2319 } else {
2320 if (dpl < cpl || dpl < rpl) {
2321 goto fail;
2322 }
2323 }
2324 } else {
2325 type = (e2 >> DESC_TYPE_SHIFT) & 0xf;
2326 switch (type) {
2327 case 1:
2328 case 2:
2329 case 3:
2330 case 9:
2331 case 11:
2332 break;
2333 default:
2334 goto fail;
2335 }
2336 if (dpl < cpl || dpl < rpl) {
2337 fail:
2338 CC_SRC = eflags & ~CC_Z;
2339 return 0;
2340 }
2341 }
2342 limit = get_seg_limit(e1, e2);
2343 CC_SRC = eflags | CC_Z;
2344 return limit;
2345 }
2346
2347 target_ulong helper_lar(CPUX86State *env, target_ulong selector1)
2348 {
2349 uint32_t e1, e2, eflags, selector;
2350 int rpl, dpl, cpl, type;
2351
2352 selector = selector1 & 0xffff;
2353 eflags = cpu_cc_compute_all(env, CC_OP);
2354 if ((selector & 0xfffc) == 0) {
2355 goto fail;
2356 }
2357 if (load_segment(env, &e1, &e2, selector) != 0) {
2358 goto fail;
2359 }
2360 rpl = selector & 3;
2361 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
2362 cpl = env->hflags & HF_CPL_MASK;
2363 if (e2 & DESC_S_MASK) {
2364 if ((e2 & DESC_CS_MASK) && (e2 & DESC_C_MASK)) {
2365 /* conforming */
2366 } else {
2367 if (dpl < cpl || dpl < rpl) {
2368 goto fail;
2369 }
2370 }
2371 } else {
2372 type = (e2 >> DESC_TYPE_SHIFT) & 0xf;
2373 switch (type) {
2374 case 1:
2375 case 2:
2376 case 3:
2377 case 4:
2378 case 5:
2379 case 9:
2380 case 11:
2381 case 12:
2382 break;
2383 default:
2384 goto fail;
2385 }
2386 if (dpl < cpl || dpl < rpl) {
2387 fail:
2388 CC_SRC = eflags & ~CC_Z;
2389 return 0;
2390 }
2391 }
2392 CC_SRC = eflags | CC_Z;
2393 return e2 & 0x00f0ff00;
2394 }
2395
2396 void helper_verr(CPUX86State *env, target_ulong selector1)
2397 {
2398 uint32_t e1, e2, eflags, selector;
2399 int rpl, dpl, cpl;
2400
2401 selector = selector1 & 0xffff;
2402 eflags = cpu_cc_compute_all(env, CC_OP);
2403 if ((selector & 0xfffc) == 0) {
2404 goto fail;
2405 }
2406 if (load_segment(env, &e1, &e2, selector) != 0) {
2407 goto fail;
2408 }
2409 if (!(e2 & DESC_S_MASK)) {
2410 goto fail;
2411 }
2412 rpl = selector & 3;
2413 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
2414 cpl = env->hflags & HF_CPL_MASK;
2415 if (e2 & DESC_CS_MASK) {
2416 if (!(e2 & DESC_R_MASK)) {
2417 goto fail;
2418 }
2419 if (!(e2 & DESC_C_MASK)) {
2420 if (dpl < cpl || dpl < rpl) {
2421 goto fail;
2422 }
2423 }
2424 } else {
2425 if (dpl < cpl || dpl < rpl) {
2426 fail:
2427 CC_SRC = eflags & ~CC_Z;
2428 return;
2429 }
2430 }
2431 CC_SRC = eflags | CC_Z;
2432 }
2433
2434 void helper_verw(CPUX86State *env, target_ulong selector1)
2435 {
2436 uint32_t e1, e2, eflags, selector;
2437 int rpl, dpl, cpl;
2438
2439 selector = selector1 & 0xffff;
2440 eflags = cpu_cc_compute_all(env, CC_OP);
2441 if ((selector & 0xfffc) == 0) {
2442 goto fail;
2443 }
2444 if (load_segment(env, &e1, &e2, selector) != 0) {
2445 goto fail;
2446 }
2447 if (!(e2 & DESC_S_MASK)) {
2448 goto fail;
2449 }
2450 rpl = selector & 3;
2451 dpl = (e2 >> DESC_DPL_SHIFT) & 3;
2452 cpl = env->hflags & HF_CPL_MASK;
2453 if (e2 & DESC_CS_MASK) {
2454 goto fail;
2455 } else {
2456 if (dpl < cpl || dpl < rpl) {
2457 goto fail;
2458 }
2459 if (!(e2 & DESC_W_MASK)) {
2460 fail:
2461 CC_SRC = eflags & ~CC_Z;
2462 return;
2463 }
2464 }
2465 CC_SRC = eflags | CC_Z;
2466 }
2467
2468 #if defined(CONFIG_USER_ONLY)
2469 void cpu_x86_load_seg(CPUX86State *env, int seg_reg, int selector)
2470 {
2471 if (!(env->cr[0] & CR0_PE_MASK) || (env->eflags & VM_MASK)) {
2472 selector &= 0xffff;
2473 cpu_x86_load_seg_cache(env, seg_reg, selector,
2474 (selector << 4), 0xffff, 0);
2475 } else {
2476 helper_load_seg(env, seg_reg, selector);
2477 }
2478 }
2479 #endif
Qemu copy for testing