/** @file\r
16550 UART Serial Port library functions\r
\r
- Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>\r
+ Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>\r
This program and the accompanying materials\r
are licensed and made available under the terms and conditions of the BSD License\r
which accompanies this distribution. The full text of the license may be found at\r
#define B_UART_LSR_TEMT BIT6\r
#define R_UART_MSR 6\r
#define B_UART_MSR_CTS BIT4\r
-#define B_UART_MSR_DCD BIT7\r
+#define B_UART_MSR_DSR BIT5\r
\r
/**\r
Read an 8-bit 16550 register. If PcdSerialUseMmio is TRUE, then the value is read from \r
parameter Offset is added to the base address of the 16550 registers that is specified \r
by PcdSerialRegisterBase. \r
\r
- @param Offset The offset of the 16550 register to read.\r
+ @param Offset The offset of the 16550 register to write.\r
+ @param Value The value to write to the 16550 register specified by Offset.\r
\r
@return The value written to the 16550 register.\r
\r
if ((SerialPortReadRegister (R_UART_LCR) & 0x3F) != (PcdGet8 (PcdSerialLineControl) & 0x3F)) {\r
Initialized = FALSE;\r
}\r
- SerialPortWriteRegister (R_UART_LCR, SerialPortReadRegister (R_UART_LCR) | B_UART_LCR_DLAB);\r
- Divisor = (SerialPortReadRegister (R_UART_BAUD_HIGH) << 8) | SerialPortReadRegister (R_UART_BAUD_LOW);\r
- SerialPortWriteRegister (R_UART_LCR, SerialPortReadRegister (R_UART_LCR) & ~B_UART_LCR_DLAB);\r
+ SerialPortWriteRegister (R_UART_LCR, (UINT8)(SerialPortReadRegister (R_UART_LCR) | B_UART_LCR_DLAB));\r
+ Divisor = SerialPortReadRegister (R_UART_BAUD_HIGH) << 8;\r
+ Divisor |= SerialPortReadRegister (R_UART_BAUD_LOW);\r
+ SerialPortWriteRegister (R_UART_LCR, (UINT8)(SerialPortReadRegister (R_UART_LCR) & ~B_UART_LCR_DLAB));\r
if (Divisor != 115200 / PcdGet32 (PcdSerialBaudRate)) {\r
Initialized = FALSE;\r
}\r
// Clear DLAB and configure Data Bits, Parity, and Stop Bits.\r
// Strip reserved bits from PcdSerialLineControl\r
//\r
- SerialPortWriteRegister (R_UART_LCR, PcdGet8 (PcdSerialLineControl) & 0x3F);\r
+ SerialPortWriteRegister (R_UART_LCR, (UINT8)(PcdGet8 (PcdSerialLineControl) & 0x3F));\r
\r
//\r
// Enable and reset FIFOs\r
// Strip reserved bits from PcdSerialFifoControl\r
//\r
- SerialPortWriteRegister (R_UART_FCR, PcdGet8 (PcdSerialFifoControl) & 0x17);\r
+ SerialPortWriteRegister (R_UART_FCR, (UINT8)(PcdGet8 (PcdSerialFifoControl) & 0x27));\r
\r
//\r
// Put Modem Control Register(MCR) into its reset state of 0x00.\r
IN UINTN NumberOfBytes\r
)\r
{\r
- UINTN Result;\r
- UINTN Index;\r
- UINTN FifoSize;\r
+ UINTN Result;\r
+ UINTN Index;\r
+ UINTN FifoSize;\r
\r
if (Buffer == NULL) {\r
return 0;\r
FifoSize = 64;\r
}\r
}\r
- \r
+\r
Result = NumberOfBytes;\r
while (NumberOfBytes != 0) {\r
//\r
//\r
for (Index = 0; Index < FifoSize && NumberOfBytes != 0; Index++, NumberOfBytes--, Buffer++) {\r
if (PcdGetBool (PcdSerialUseHardwareFlowControl)) {\r
- //\r
- // Wait for notification from peer to send data\r
- //\r
- while ((SerialPortReadRegister (R_UART_MSR) & (B_UART_MSR_CTS | B_UART_MSR_DCD)) == B_UART_MSR_DCD);\r
+ if (PcdGetBool (PcdSerialDetectCable)) {\r
+ //\r
+ // Wait for both DSR and CTS to be set\r
+ // DSR is set if a cable is connected.\r
+ // CTS is set if it is ok to transmit data\r
+ //\r
+ // DSR CTS Description Action\r
+ // === === ======================================== ========\r
+ // 0 0 No cable connected. Wait\r
+ // 0 1 No cable connected. Wait\r
+ // 1 0 Cable connected, but not clear to send. Wait\r
+ // 1 1 Cable connected, and clear to send. Transmit\r
+ //\r
+ while ((SerialPortReadRegister (R_UART_MSR) & (B_UART_MSR_DSR | B_UART_MSR_CTS)) != (B_UART_MSR_DSR | B_UART_MSR_CTS));\r
+ } else {\r
+ //\r
+ // Wait for both DSR and CTS to be set OR for DSR to be clear. \r
+ // DSR is set if a cable is connected.\r
+ // CTS is set if it is ok to transmit data\r
+ //\r
+ // DSR CTS Description Action\r
+ // === === ======================================== ========\r
+ // 0 0 No cable connected. Transmit\r
+ // 0 1 No cable connected. Transmit\r
+ // 1 0 Cable connected, but not clear to send. Wait\r
+ // 1 1 Cable connected, and clar to send. Transmit\r
+ //\r
+ while ((SerialPortReadRegister (R_UART_MSR) & (B_UART_MSR_DSR | B_UART_MSR_CTS)) == (B_UART_MSR_DSR));\r
+ }\r
}\r
\r
//\r
return 0;\r
}\r
\r
- Mcr = SerialPortReadRegister (R_UART_MCR) & ~B_UART_MCR_RTS;\r
+ Mcr = (UINT8)(SerialPortReadRegister (R_UART_MCR) & ~B_UART_MCR_RTS);\r
\r
for (Result = 0; NumberOfBytes-- != 0; Result++, Buffer++) {\r
//\r
//\r
// Set RTS to let the peer send some data\r
//\r
- SerialPortWriteRegister (R_UART_MCR, Mcr | B_UART_MCR_RTS);\r
+ SerialPortWriteRegister (R_UART_MCR, (UINT8)(Mcr | B_UART_MCR_RTS));\r
}\r
}\r
if (PcdGetBool (PcdSerialUseHardwareFlowControl)) {\r
//\r
// Clear RTS to prevent peer from sending data\r
//\r
- SerialPortWriteRegister (R_UART_MCR, SerialPortReadRegister (R_UART_MCR) & ~B_UART_MCR_RTS);\r
+ SerialPortWriteRegister (R_UART_MCR, (UINT8)(SerialPortReadRegister (R_UART_MCR) & ~B_UART_MCR_RTS));\r
}\r
return TRUE;\r
} \r
//\r
// Set RTS to let the peer send some data\r
//\r
- SerialPortWriteRegister (R_UART_MCR, SerialPortReadRegister (R_UART_MCR) | B_UART_MCR_RTS);\r
+ SerialPortWriteRegister (R_UART_MCR, (UINT8)(SerialPortReadRegister (R_UART_MCR) | B_UART_MCR_RTS));\r
}\r
\r
return FALSE;\r
projects / mirror_edk2.git / blobdiff