Add ACPI4.0 header file.

[mirror_edk2.git] / MdePkg / Include / IndustryStandard / Pci23.h

diff --git a/MdePkg/Include/IndustryStandard/Pci23.h b/MdePkg/Include/IndustryStandard/Pci23.h
index 6ddd6970cd39bead1269bb2a1e3878615d29bcdc..5b7d3d44a1746d28e5919c59c22db4af040e11da 100644 (file)
--- a/MdePkg/Include/IndustryStandard/Pci23.h
+++ b/MdePkg/Include/IndustryStandard/Pci23.h
@@ -1,11 +1,11 @@
 /** @file\r
   Support for PCI 2.3 standard.\r
 \r
-  Copyright (c) 2006, Intel Corporation                                                         \r
-  All rights reserved. This program and the accompanying materials                          \r
+  Copyright (c) 2006 - 2010, Intel Corporation. All rights reserved.<BR>\r
+  This program and the accompanying materials                          \r
   are licensed and made available under the terms and conditions of the BSD License         \r
   which accompanies this distribution.  The full text of the license may be found at        \r
-  http://opensource.org/licenses/bsd-license.php                                            \r
+  http://opensource.org/licenses/bsd-license.php.                                            \r
 \r
   THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,                     \r
   WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.             \r
@@ -15,10 +15,60 @@
 #ifndef _PCI23_H_\r
 #define _PCI23_H_\r
 \r
+#include <IndustryStandard/Pci22.h>\r
+\r
+///\r
+/// PCI_CLASS_MASS_STORAGE, Base Class 01h.\r
+///\r
+///@{\r
+#define PCI_CLASS_MASS_STORAGE_ATA       0x05\r
+#define   PCI_IF_MASS_STORAGE_SINGLE_DMA   0x20\r
+#define   PCI_IF_MASS_STORAGE_CHAINED_DMA  0x30\r
+///@}\r
 \r
+///\r
+/// PCI_CLASS_SERIAL, Base Class 0Ch.\r
+///\r
+///@{\r
+#define   PCI_IF_EHCI                      0x20\r
+#define PCI_CLASS_SERIAL_IB              0x06\r
+///@}\r
+\r
+///\r
+/// defined in PCI Express Spec.\r
+///\r
 #define PCI_EXP_MAX_CONFIG_OFFSET     0x1000\r
-#define EFI_PCI_CAPABILITY_ID_PCIEXP  0x10\r
 \r
-#include <IndustryStandard/Pci22.h>\r
+///\r
+/// PCI Capability List IDs and records.\r
+///\r
+#define EFI_PCI_CAPABILITY_ID_PCIX    0x07\r
+\r
+#pragma pack(1)\r
+///\r
+/// PCI-X Capabilities List, \r
+/// Section 7.2, PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0b.\r
+///\r
+typedef struct {\r
+  EFI_PCI_CAPABILITY_HDR  Hdr;\r
+  UINT16                  CommandReg;\r
+  UINT32                  StatusReg;\r
+} EFI_PCI_CAPABILITY_PCIX;\r
+\r
+///\r
+/// PCI-X Bridge Capabilities List, \r
+/// Section 8.6.2, PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0b.\r
+///\r
+typedef struct {\r
+  EFI_PCI_CAPABILITY_HDR  Hdr;\r
+  UINT16                  SecStatusReg;\r
+  UINT32                  StatusReg;\r
+  UINT32                  SplitTransCtrlRegUp;\r
+  UINT32                  SplitTransCtrlRegDn;\r
+} EFI_PCI_CAPABILITY_PCIX_BRDG;\r
+\r
+#pragma pack()\r
+\r
+#define PCI_CODE_TYPE_EFI_IMAGE       0x03\r
 \r
 #endif\r