| 2007-11-08 |
ths | Clean out the N32 macros from target-mips, and introduc... |
blob | commitdiff | raw |
| 2007-10-29 |
ths | Preliminary MIPS64R2 mode. |
blob | commitdiff | raw | diff to current |
| 2007-10-23 |
ths | Use the standard ASE check for MIPS-3D and MT. |
blob | commitdiff | raw | diff to current |
| 2007-09-30 |
ths | Code provision for n32/n64 mips userland emulation... |
blob | commitdiff | raw | diff to current |
| 2007-09-29 |
ths | Supervisor mode implementation, by Aurelien Jarno. |
blob | commitdiff | raw | diff to current |
| 2007-09-24 |
ths | Per-CPU instruction decoding implementation, by Aurelie... |
blob | commitdiff | raw | diff to current |
| 2007-09-23 |
ths | Fix mips usermode emulation. |
blob | commitdiff | raw | diff to current |
| 2007-09-06 |
ths | Partial support for 34K multithreading, not functional... |
blob | commitdiff | raw | diff to current |
| 2007-08-26 |
ths | Disable 64-bit instructions on 32-bit CPU, by Aurelien... |
blob | commitdiff | raw | diff to current |
| 2007-07-29 |
ths | Fix MIPS cache configuration, by Aurelien Jarno. |
blob | commitdiff | raw | diff to current |
| 2007-06-23 |
ths | Handle MIPS64 SEGBITS value correctly. |
blob | commitdiff | raw | diff to current |
| 2007-06-22 |
ths | Allow emulation of 32bit targets in the MIPS64 capable... |
blob | commitdiff | raw | diff to current |
| 2007-06-12 |
ths | Change 20Kc PRID to a later version. |
blob | commitdiff | raw | diff to current |
| 2007-06-09 |
ths | R5k has PX implemented. |
blob | commitdiff | raw | diff to current |
| 2007-06-01 |
ths | Update some comments, 64bit FPU support is functional... |
blob | commitdiff | raw | diff to current |
| 2007-06-01 |
ths | Add support for 5Kc/5Kf/20Kc, based on a patch by Aurel... |
blob | commitdiff | raw | diff to current |
| 2007-06-01 |
ths | Allow again FPU for usermode emulation. |
blob | commitdiff | raw | diff to current |
| 2007-05-30 |
ths | Fix CPU (re-)selection on reset. |
blob | commitdiff | raw | diff to current |
| 2007-05-13 |
ths | MIPS TLB style selection at runtime, by Herve Poussineau. |
blob | commitdiff | raw | diff to current |
| 2007-05-11 |
ths | Fix missing status ro mask initialization, thanks Stefa... |
blob | commitdiff | raw | diff to current |
| 2007-05-07 |
ths | MIPS 64-bit FPU support, plus some collateral bugfixes... |
blob | commitdiff | raw | diff to current |
| 2007-04-17 |
ths | Choose number of TLBs at runtime, by Herve Poussineau. |
blob | commitdiff | raw | diff to current |
| 2007-04-11 |
ths | Make SYNCI_Step and CCRes CPU-specific. |
blob | commitdiff | raw | diff to current |
| 2007-04-01 |
ths | Actually enable 64bit configuration. |
blob | commitdiff | raw | diff to current |
| 2007-03-24 |
ths | One more bit of mips CPU configuration, and support... |
blob | commitdiff | raw | diff to current |
| 2007-03-21 |
ths | Move mips CPU specific initialization to translate_init.c. |
blob | commitdiff | raw | diff to current |
| 2007-03-18 |
ths | MIPS -cpu selection support, by Herve Poussineau. |
blob | commitdiff | raw | diff to current |
|
projects / qemu.git / history