]> git.proxmox.com Git - ceph.git/blame - ceph/src/isa-l/crc/aarch64/Makefile.am
import quincy beta 17.1.0
[ceph.git] / ceph / src / isa-l / crc / aarch64 / Makefile.am
CommitLineData
f91f0fd5 1########################################################################
20effc67 2# Copyright(c) 2020 Arm Corporation All rights reserved.
f91f0fd5
TL
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions
6# are met:
7# * Redistributions of source code must retain the above copyright
8# notice, this list of conditions and the following disclaimer.
9# * Redistributions in binary form must reproduce the above copyright
10# notice, this list of conditions and the following disclaimer in
11# the documentation and/or other materials provided with the
12# distribution.
13# * Neither the name of Arm Corporation nor the names of its
14# contributors may be used to endorse or promote products derived
15# from this software without specific prior written permission.
16#
17# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
18# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
19# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
20# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
21# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
22# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
23# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28#########################################################################
29
30lsrc_aarch64 += \
31 crc/aarch64/crc_multibinary_arm.S \
32 crc/aarch64/crc_aarch64_dispatcher.c
33
34lsrc_aarch64 += \
35 crc/aarch64/crc16_t10dif_pmull.S \
36 crc/aarch64/crc16_t10dif_copy_pmull.S \
f91f0fd5 37 crc/aarch64/crc32_ieee_norm_pmull.S \
f91f0fd5
TL
38 crc/aarch64/crc64_ecma_refl_pmull.S \
39 crc/aarch64/crc64_ecma_norm_pmull.S \
40 crc/aarch64/crc64_iso_refl_pmull.S \
41 crc/aarch64/crc64_iso_norm_pmull.S \
42 crc/aarch64/crc64_jones_refl_pmull.S \
43 crc/aarch64/crc64_jones_norm_pmull.S
20effc67
TL
44
45#CRC32/CRC32C for micro-architecture
46lsrc_aarch64 += \
47 crc/aarch64/crc32_iscsi_refl_pmull.S \
48 crc/aarch64/crc32_gzip_refl_pmull.S \
49 crc/aarch64/crc32_iscsi_3crc_fold.S \
50 crc/aarch64/crc32_gzip_refl_3crc_fold.S \
51 crc/aarch64/crc32_iscsi_crc_ext.S \
52 crc/aarch64/crc32_gzip_refl_crc_ext.S \
53 crc/aarch64/crc32_mix_default.S \
54 crc/aarch64/crc32c_mix_default.S \
55 crc/aarch64/crc32_mix_neoverse_n1.S \
56 crc/aarch64/crc32c_mix_neoverse_n1.S
57