]> git.proxmox.com Git - mirror_edk2.git/blame - ArmPlatformPkg/ArmVExpressPkg/ArmVExpress-RTSM-A15.fdf
ArmPlatformPkg/ArmVExpressPkg: Add the core network components needed for networking...
[mirror_edk2.git] / ArmPlatformPkg / ArmVExpressPkg / ArmVExpress-RTSM-A15.fdf
CommitLineData
1e57a462 1#\r
94e0955d 2# Copyright (c) 2011-2014, ARM Limited. All rights reserved.\r
1e57a462 3# \r
4# This program and the accompanying materials \r
5# are licensed and made available under the terms and conditions of the BSD License \r
6# which accompanies this distribution. The full text of the license may be found at \r
7# http://opensource.org/licenses/bsd-license.php \r
8#\r
9# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r
10# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r
11#\r
12\r
13################################################################################\r
14#\r
15# FD Section\r
16# The [FD] Section is made up of the definition statements and a\r
17# description of what goes into the Flash Device Image. Each FD section\r
18# defines one flash "device" image. A flash device image may be one of\r
19# the following: Removable media bootable image (like a boot floppy\r
20# image,) an Option ROM image (that would be "flashed" into an add-in\r
21# card,) a System "Flash" image (that would be burned into a system's\r
22# flash) or an Update ("Capsule") image that will be used to update and\r
23# existing system flash.\r
24#\r
25################################################################################\r
26\r
27[FD.RTSM_VE_Cortex-A15_EFI]\r
28BaseAddress = 0x08000000|gArmTokenSpaceGuid.PcdFdBaseAddress # The base address of the Firmware in NOR Flash.\r
9e2e89f0 29Size = 0x00300000|gArmTokenSpaceGuid.PcdFdSize # The size in bytes of the FLASH Device\r
1e57a462 30ErasePolarity = 1\r
31\r
32# This one is tricky, it must be: BlockSize * NumBlocks = Size\r
33BlockSize = 0x00001000\r
9e2e89f0 34NumBlocks = 0x300\r
1e57a462 35\r
36################################################################################\r
37#\r
38# Following are lists of FD Region layout which correspond to the locations of different\r
39# images within the flash device.\r
40#\r
41# Regions must be defined in ascending order and may not overlap.\r
42#\r
43# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by\r
44# the pipe "|" character, followed by the size of the region, also in hex with the leading\r
45# "0x" characters. Like:\r
46# Offset|Size\r
47# PcdOffsetCName|PcdSizeCName\r
48# RegionType <FV, DATA, or FILE>\r
49#\r
50################################################################################\r
51\r
520x00000000|0x00080000\r
53gArmTokenSpaceGuid.PcdSecureFvBaseAddress|gArmTokenSpaceGuid.PcdSecureFvSize\r
54FV = FVMAIN_SEC\r
55\r
560x00080000|0x00280000\r
57gArmTokenSpaceGuid.PcdFvBaseAddress|gArmTokenSpaceGuid.PcdFvSize\r
58FV = FVMAIN_COMPACT\r
59\r
60\r
61################################################################################\r
62#\r
63# FV Section\r
64#\r
65# [FV] section is used to define what components or modules are placed within a flash\r
66# device file. This section also defines order the components and modules are positioned\r
67# within the image. The [FV] section consists of define statements, set statements and\r
68# module statements.\r
69#\r
70################################################################################\r
71\r
72[FV.FVMAIN_SEC]\r
73FvAlignment = 8\r
74ERASE_POLARITY = 1\r
75MEMORY_MAPPED = TRUE\r
76STICKY_WRITE = TRUE\r
77LOCK_CAP = TRUE\r
78LOCK_STATUS = TRUE\r
79WRITE_DISABLED_CAP = TRUE\r
80WRITE_ENABLED_CAP = TRUE\r
81WRITE_STATUS = TRUE\r
82WRITE_LOCK_CAP = TRUE\r
83WRITE_LOCK_STATUS = TRUE\r
84READ_DISABLED_CAP = TRUE\r
85READ_ENABLED_CAP = TRUE\r
86READ_STATUS = TRUE\r
87READ_LOCK_CAP = TRUE\r
88READ_LOCK_STATUS = TRUE\r
89\r
90 INF ArmPlatformPkg/Sec/Sec.inf\r
91\r
92\r
93[FV.FvMain]\r
94BlockSize = 0x40\r
95NumBlocks = 0 # This FV gets compressed so make it just big enough\r
96FvAlignment = 8 # FV alignment and FV attributes setting.\r
97ERASE_POLARITY = 1\r
98MEMORY_MAPPED = TRUE\r
99STICKY_WRITE = TRUE\r
100LOCK_CAP = TRUE\r
101LOCK_STATUS = TRUE\r
102WRITE_DISABLED_CAP = TRUE\r
103WRITE_ENABLED_CAP = TRUE\r
104WRITE_STATUS = TRUE\r
105WRITE_LOCK_CAP = TRUE\r
106WRITE_LOCK_STATUS = TRUE\r
107READ_DISABLED_CAP = TRUE\r
108READ_ENABLED_CAP = TRUE\r
109READ_STATUS = TRUE\r
110READ_LOCK_CAP = TRUE\r
111READ_LOCK_STATUS = TRUE\r
112\r
113 INF MdeModulePkg/Core/Dxe/DxeMain.inf \r
114\r
115 #\r
116 # PI DXE Drivers producing Architectural Protocols (EFI Services) \r
117 #\r
118 INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf\r
119 INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
120 INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
121 INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
122 INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r
123 INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r
124 INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
125 INF EmbeddedPkg/ResetRuntimeDxe/ResetRuntimeDxe.inf\r
126 INF EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf\r
127 INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf\r
128\r
129 INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
130 \r
131 #\r
132 # Multiple Console IO support\r
133 #\r
134 INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
135 INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
136 INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
137 INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
138 INF EmbeddedPkg/SerialDxe/SerialDxe.inf\r
139\r
017baa1c 140 INF ArmPkg/Drivers/ArmGic/ArmGicDxe.inf\r
1e57a462 141 INF ArmPkg/Drivers/TimerDxe/TimerDxe.inf\r
142 INF ArmPlatformPkg/Drivers/NorFlashDxe/NorFlashDxe.inf\r
143 INF ArmPlatformPkg/Drivers/LcdGraphicsOutputDxe/PL111LcdGraphicsOutputDxe.inf\r
144 INF ArmPlatformPkg/Drivers/SP805WatchdogDxe/SP805WatchdogDxe.inf\r
145\r
146 #\r
147 # Semi-hosting filesystem\r
148 #\r
149 INF ArmPkg/Filesystem/SemihostFs/SemihostFs.inf\r
150 \r
151 #\r
152 # FAT filesystem + GPT/MBR partitioning\r
153 #\r
154 INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
155 INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
156 INF FatBinPkg/EnhancedFatDxe/Fat.inf\r
157 INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
158\r
94e0955d
OM
159 # Versatile Express FileSystem\r
160 INF ArmPlatformPkg/FileSystem/BootMonFs/BootMonFs.inf\r
161\r
1e57a462 162 #\r
163 # Multimedia Card Interface\r
164 #\r
165 INF EmbeddedPkg/Universal/MmcDxe/MmcDxe.inf\r
166 INF ArmPlatformPkg/Drivers/PL180MciDxe/PL180MciDxe.inf\r
167\r
168 #\r
bdf67cd6
RH
169 # Platform Driver
170 #
171 INF ArmPlatformPkg/ArmVExpressPkg/ArmFvpDxe/ArmFvpDxe.inf
172 INF OvmfPkg/VirtioBlkDxe/VirtioBlk.inf
173
174 #
1e57a462 175 # UEFI application (Shell Embedded Boot Loader) \r
176 # \r
177 INF ShellBinPkg/UefiShell/UefiShell.inf \r
178 \r
179 #\r
180 # Bds\r
181 #\r
182 INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
183 INF ArmPlatformPkg/Bds/Bds.inf\r
184\r
185\r
186[FV.FVMAIN_COMPACT]\r
187FvAlignment = 8\r
188ERASE_POLARITY = 1\r
189MEMORY_MAPPED = TRUE\r
190STICKY_WRITE = TRUE\r
191LOCK_CAP = TRUE\r
192LOCK_STATUS = TRUE\r
193WRITE_DISABLED_CAP = TRUE\r
194WRITE_ENABLED_CAP = TRUE\r
195WRITE_STATUS = TRUE\r
196WRITE_LOCK_CAP = TRUE\r
197WRITE_LOCK_STATUS = TRUE\r
198READ_DISABLED_CAP = TRUE\r
199READ_ENABLED_CAP = TRUE\r
200READ_STATUS = TRUE\r
201READ_LOCK_CAP = TRUE\r
202READ_LOCK_STATUS = TRUE\r
203\r
204!if $(EDK2_SKIP_PEICORE) == 1\r
205 INF ArmPlatformPkg/PrePi/PeiUniCore.inf\r
206!else\r
207 INF ArmPlatformPkg/PrePeiCore/PrePeiCoreUniCore.inf\r
208 INF MdeModulePkg/Core/Pei/PeiMain.inf\r
209 INF ArmPlatformPkg/PlatformPei/PlatformPeim.inf\r
210 INF ArmPlatformPkg/MemoryInitPei/MemoryInitPeim.inf\r
211 INF ArmPkg/Drivers/CpuPei/CpuPei.inf\r
212 INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
213 INF IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf\r
214 INF MdeModulePkg/Universal/Variable/Pei/VariablePei.inf\r
215 INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
216!endif\r
217 \r
218 FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r
219 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {\r
220 SECTION FV_IMAGE = FVMAIN\r
221 }\r
222 }\r
223\r
224\r
225################################################################################\r
226#\r
227# Rules are use with the [FV] section's module INF type to define\r
228# how an FFS file is created for a given INF file. The following Rule are the default\r
229# rules for the different module type. User can add the customized rules to define the\r
230# content of the FFS file.\r
231#\r
232################################################################################\r
233\r
234\r
235############################################################################\r
236# Example of a DXE_DRIVER FFS file with a Checksum encapsulation section # \r
237############################################################################\r
238#\r
239#[Rule.Common.DXE_DRIVER]\r
240# FILE DRIVER = $(NAMED_GUID) {\r
241# DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
242# COMPRESS PI_STD {\r
243# GUIDED {\r
244# PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
245# UI STRING="$(MODULE_NAME)" Optional\r
246# VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
247# }\r
248# }\r
249# }\r
250#\r
251############################################################################\r
252\r
253[Rule.Common.SEC]\r
254 FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {\r
255 TE TE Align = 32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
256 }\r
257\r
258[Rule.Common.PEI_CORE]\r
259 FILE PEI_CORE = $(NAMED_GUID) {\r
260 TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
261 UI STRING ="$(MODULE_NAME)" Optional \r
262 }\r
263\r
264[Rule.Common.PEIM]\r
265 FILE PEIM = $(NAMED_GUID) {\r
266 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
267 TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi\r
268 UI STRING="$(MODULE_NAME)" Optional \r
269 }\r
270\r
271[Rule.Common.PEIM.TIANOCOMPRESSED]\r
272 FILE PEIM = $(NAMED_GUID) DEBUG_MYTOOLS_IA32 {\r
273 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
274 GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {\r
275 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
276 UI STRING="$(MODULE_NAME)" Optional\r
277 }\r
278 }\r
279\r
280[Rule.Common.DXE_CORE]\r
281 FILE DXE_CORE = $(NAMED_GUID) {\r
282 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
283 UI STRING="$(MODULE_NAME)" Optional\r
284 }\r
285\r
286[Rule.Common.UEFI_DRIVER]\r
287 FILE DRIVER = $(NAMED_GUID) {\r
288 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
289 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
290 UI STRING="$(MODULE_NAME)" Optional\r
291 }\r
292\r
293[Rule.Common.DXE_DRIVER]\r
294 FILE DRIVER = $(NAMED_GUID) {\r
295 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
296 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
297 UI STRING="$(MODULE_NAME)" Optional\r
298 }\r
299\r
300[Rule.Common.DXE_RUNTIME_DRIVER]\r
301 FILE DRIVER = $(NAMED_GUID) {\r
302 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
303 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
304 UI STRING="$(MODULE_NAME)" Optional\r
305 }\r
306\r
307[Rule.Common.UEFI_APPLICATION]\r
308 FILE APPLICATION = $(NAMED_GUID) {\r
309 UI STRING ="$(MODULE_NAME)" Optional \r
310 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
311 }\r
312\r
313[Rule.Common.UEFI_DRIVER.BINARY]\r
314 FILE DRIVER = $(NAMED_GUID) {\r
315 DXE_DEPEX DXE_DEPEX Optional |.depex\r
316 PE32 PE32 |.efi\r
317 UI STRING="$(MODULE_NAME)" Optional\r
318 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
319 }\r
320\r
321[Rule.Common.UEFI_APPLICATION.BINARY]\r
322 FILE APPLICATION = $(NAMED_GUID) {\r
323 PE32 PE32 |.efi\r
324 UI STRING="$(MODULE_NAME)" Optional\r
325 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
326 }\r