| 5a62a8b7 |
1 | /** @file\r |
| 2 | *\r |
| 0db25ccc |
3 | * Copyright (c) 2011-2012, ARM Limited. All rights reserved.\r |
| 5a62a8b7 |
4 | *\r |
| 5 | * This program and the accompanying materials\r |
| 6 | * are licensed and made available under the terms and conditions of the BSD License\r |
| 7 | * which accompanies this distribution. The full text of the license may be found at\r |
| 8 | * http://opensource.org/licenses/bsd-license.php\r |
| 9 | *\r |
| 10 | * THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r |
| 11 | * WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r |
| 12 | *\r |
| 13 | **/\r |
| 14 | \r |
| 15 | \r |
| 16 | #ifndef __PL061_GPIO_H__\r |
| 17 | #define __PL061_GPIO_H__\r |
| 18 | \r |
| 5a62a8b7 |
19 | #include <Protocol/EmbeddedGpio.h>\r |
| 5a62a8b7 |
20 | \r |
| 0db25ccc |
21 | // PL061 GPIO Registers\r |
| 5cc45b70 |
22 | #define PL061_GPIO_DATA_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x000)\r |
| 23 | #define PL061_GPIO_DIR_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x400)\r |
| 24 | #define PL061_GPIO_IS_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x404)\r |
| 25 | #define PL061_GPIO_IBE_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x408)\r |
| 26 | #define PL061_GPIO_IEV_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x40C)\r |
| 27 | #define PL061_GPIO_IE_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x410)\r |
| 28 | #define PL061_GPIO_RIS_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x414)\r |
| 29 | #define PL061_GPIO_MIS_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x410)\r |
| 30 | #define PL061_GPIO_IC_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x41C)\r |
| 31 | #define PL061_GPIO_AFSEL_REG ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0x420)\r |
| 32 | \r |
| 33 | #define PL061_GPIO_PERIPH_ID0 ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0xFE0)\r |
| 34 | #define PL061_GPIO_PERIPH_ID1 ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0xFE4)\r |
| 35 | #define PL061_GPIO_PERIPH_ID2 ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0xFE8)\r |
| 36 | #define PL061_GPIO_PERIPH_ID3 ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0xFEC)\r |
| 37 | \r |
| 38 | #define PL061_GPIO_PCELL_ID0 ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0xFF0)\r |
| 39 | #define PL061_GPIO_PCELL_ID1 ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0xFF4)\r |
| 40 | #define PL061_GPIO_PCELL_ID2 ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0xFF8)\r |
| 41 | #define PL061_GPIO_PCELL_ID3 ((UINT32)PcdGet32 (PcdPL061GpioBase) + 0xFFC)\r |
| 5a62a8b7 |
42 | \r |
| 43 | \r |
| 44 | // GPIO pins are numbered 0..7\r |
| 45 | #define LAST_GPIO_PIN 7\r |
| 46 | \r |
| 0db25ccc |
47 | // All bits low except one bit high, native bit length\r |
| 5a62a8b7 |
48 | #define GPIO_PIN_MASK(Pin) (1UL << ((UINTN)(Pin)))\r |
| 49 | // All bits low except one bit high, restricted to 8 bits (i.e. ensures zeros above 8bits)\r |
| 50 | #define GPIO_PIN_MASK_HIGH_8BIT(Pin) (GPIO_PIN_MASK(Pin) && 0xFF)\r |
| 51 | // All bits high except one bit low, restricted to 8 bits (i.e. ensures zeros above 8bits)\r |
| 52 | #define GPIO_PIN_MASK_LOW_8BIT(Pin) ((~GPIO_PIN_MASK(Pin)) && 0xFF)\r |
| 53 | \r |
| 54 | #endif // __PL061_GPIO_H__\r |
projects / mirror_edk2.git / blame