]> git.proxmox.com Git - mirror_edk2.git/blame - ArmPlatformPkg/PrePeiCore/PrePeiCore.h
FatBinPkg: Update EBC/IA32/X64/IPF binaries
[mirror_edk2.git] / ArmPlatformPkg / PrePeiCore / PrePeiCore.h
CommitLineData
f598bf12 1/** @file\r
2* Main file supporting the transition to PEI Core in Normal World for Versatile Express\r
3*\r
4* Copyright (c) 2011, ARM Limited. All rights reserved.\r
5*\r
6* This program and the accompanying materials\r
7* are licensed and made available under the terms and conditions of the BSD License\r
8* which accompanies this distribution. The full text of the license may be found at\r
9* http://opensource.org/licenses/bsd-license.php\r
10*\r
11* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
12* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
13*\r
14**/\r
15#ifndef __PREPEICORE_H_\r
16#define __PREPEICORE_H_\r
17\r
8fc38a3f 18#include <Library/ArmLib.h>\r
19#include <Library/ArmPlatformLib.h>\r
20#include <Library/BaseMemoryLib.h>\r
5cc45b70 21#include <Library/DebugLib.h>\r
8fc38a3f 22#include <Library/IoLib.h>\r
5cc45b70 23#include <Library/PcdLib.h>\r
24\r
f598bf12 25#include <PiPei.h>\r
26#include <Ppi/TemporaryRamSupport.h>\r
27\r
77de7e53 28VOID\r
29CreatePpiList (\r
30 OUT UINTN *PpiListSize,\r
31 OUT EFI_PEI_PPI_DESCRIPTOR **PpiList\r
32 );\r
f598bf12 33\r
34EFI_STATUS\r
35EFIAPI\r
77de7e53 36PrePeiCoreTemporaryRamSupport (\r
f598bf12 37 IN CONST EFI_PEI_SERVICES **PeiServices,\r
38 IN EFI_PHYSICAL_ADDRESS TemporaryMemoryBase,\r
39 IN EFI_PHYSICAL_ADDRESS PermanentMemoryBase,\r
40 IN UINTN CopySize\r
41 );\r
42\r
8fc38a3f 43EFI_STATUS\r
44PrePeiCoreGetGlobalVariableMemory (\r
45 OUT EFI_PHYSICAL_ADDRESS *GlobalVariableBase\r
46 );\r
47\r
f598bf12 48VOID\r
49SecSwitchStack (\r
50 INTN StackDelta\r
51 );\r
52\r
53// Vector Table for Pei Phase\r
54VOID PeiVectorTable (VOID);\r
55\r
56VOID\r
57EFIAPI\r
58PrimaryMain (\r
59 IN EFI_PEI_CORE_ENTRY_POINT PeiCoreEntryPoint\r
60 );\r
61\r
62/*\r
63 * This is the main function for secondary cores. They loop around until a non Null value is written to\r
64 * SYS_FLAGS register.The SYS_FLAGS register is platform specific.\r
65 * Note:The secondary cores, while executing secondary_main, assumes that:\r
66 * : SGI 0 is configured as Non-secure interrupt\r
67 * : Priority Mask is configured to allow SGI 0\r
68 * : Interrupt Distributor and CPU interfaces are enabled\r
69 *\r
70 */\r
71VOID\r
72EFIAPI\r
73SecondaryMain (\r
0787bc61 74 IN UINTN MpId\r
f598bf12 75 );\r
76\r
a9d7090f 77VOID\r
78PeiCommonExceptionEntry (\r
79 IN UINT32 Entry,\r
80 IN UINTN LR\r
81 );\r
82\r
f598bf12 83#endif\r