ArmPlatformPkg/ArmPlatformLib: Added support for ArmPlatformIsPrimaryCore()

[mirror_edk2.git] / ArmPlatformPkg / PrePi / MainMPCore.c

/** @file\r
*\r
*  Copyright (c) 2011-2012, ARM Limited. All rights reserved.\r
*\r
*  This program and the accompanying materials\r
*  are licensed and made available under the terms and conditions of the BSD License\r
*  which accompanies this distribution.  The full text of the license may be found at\r
*  http://opensource.org/licenses/bsd-license.php\r
*\r
*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
*\r
**/\r
\r
#include "PrePi.h"\r
\r
#include <Library/ArmGicLib.h>\r
\r
#include <Ppi/ArmMpCoreInfo.h>\r
\r
VOID\r
PrimaryMain (\r
  IN  UINTN                     UefiMemoryBase,\r
  IN  UINTN                     StacksBase,\r
  IN  UINTN                     GlobalVariableBase,\r
  IN  UINT64                    StartTimeStamp\r
  )\r
{\r
  // Check PcdGicPrimaryCoreId has been set in case the Primary Core is not the core 0 of Cluster 0\r
  DEBUG_CODE_BEGIN();\r
  if ((PcdGet32(PcdArmPrimaryCore) != 0) && (PcdGet32 (PcdGicPrimaryCoreId) == 0)) {\r
    DEBUG((EFI_D_WARN,"Warning: the PCD PcdGicPrimaryCoreId does not seem to be set up for the configuration.\n"));\r
  }\r
  DEBUG_CODE_END();\r
\r
  // Enable the GIC Distributor\r
  ArmGicEnableDistributor(PcdGet32(PcdGicDistributorBase));\r
\r
  // In some cases, the secondary cores are waiting for an SGI from the next stage boot loader to resume their initialization\r
  if (!FixedPcdGet32(PcdSendSgiToBringUpSecondaryCores)) {\r
    // Sending SGI to all the Secondary CPU interfaces\r
    ArmGicSendSgiTo (PcdGet32(PcdGicDistributorBase), ARM_GIC_ICDSGIR_FILTER_EVERYONEELSE, 0x0E, PcdGet32 (PcdGicSgiIntId));\r
  }\r
\r
  PrePiMain (UefiMemoryBase, StacksBase, GlobalVariableBase, StartTimeStamp);\r
\r
  // We must never return\r
  ASSERT(FALSE);\r
}\r
\r
VOID\r
SecondaryMain (\r
  IN  UINTN                     MpId\r
  )\r
{\r
  EFI_STATUS              Status;\r
  ARM_MP_CORE_INFO_PPI    *ArmMpCoreInfoPpi;\r
  UINTN                   Index;\r
  UINTN                   ArmCoreCount;\r
  ARM_CORE_INFO           *ArmCoreInfoTable;\r
  UINT32                  ClusterId;\r
  UINT32                  CoreId;\r
  VOID                    (*SecondaryStart)(VOID);\r
  UINTN                   SecondaryEntryAddr;\r
  UINTN                   AcknowledgedCoreId;\r
\r
  ClusterId = GET_CLUSTER_ID(MpId);\r
  CoreId    = GET_CORE_ID(MpId);\r
\r
  // On MP Core Platform we must implement the ARM MP Core Info PPI (gArmMpCoreInfoPpiGuid)\r
  Status = GetPlatformPpi (&gArmMpCoreInfoPpiGuid, (VOID**)&ArmMpCoreInfoPpi);\r
  ASSERT_EFI_ERROR (Status);\r
\r
  ArmCoreCount = 0;\r
  Status = ArmMpCoreInfoPpi->GetMpCoreInfo (&ArmCoreCount, &ArmCoreInfoTable);\r
  ASSERT_EFI_ERROR (Status);\r
\r
  // Find the core in the ArmCoreTable\r
  for (Index = 0; Index < ArmCoreCount; Index++) {\r
    if ((ArmCoreInfoTable[Index].ClusterId == ClusterId) && (ArmCoreInfoTable[Index].CoreId == CoreId)) {\r
      break;\r
    }\r
  }\r
\r
  // The ARM Core Info Table must define every core\r
  ASSERT (Index != ArmCoreCount);\r
\r
  // Clear Secondary cores MailBox\r
  MmioWrite32 (ArmCoreInfoTable[Index].MailboxClearAddress, ArmCoreInfoTable[Index].MailboxClearValue);\r
\r
  do {\r
    ArmCallWFI ();\r
\r
    // Read the Mailbox\r
    SecondaryEntryAddr = MmioRead32 (ArmCoreInfoTable[Index].MailboxGetAddress);\r
\r
    // Acknowledge the interrupt and send End of Interrupt signal.\r
    ArmGicAcknowledgeInterrupt (PcdGet32(PcdGicDistributorBase), PcdGet32(PcdGicInterruptInterfaceBase), &AcknowledgedCoreId, NULL);\r
  } while ((SecondaryEntryAddr == 0) && (AcknowledgedCoreId != PcdGet32 (PcdGicPrimaryCoreId)));\r
\r
  // Jump to secondary core entry point.\r
  SecondaryStart = (VOID (*)())SecondaryEntryAddr;\r
  SecondaryStart();\r
\r
  // The secondaries shouldn't reach here\r
  ASSERT(FALSE);\r
}\r