]> git.proxmox.com Git - mirror_edk2.git/blame - ArmPlatformPkg/Sec/Helper.asm
ArmPkg/ArmPkg.dec: Removed duplicated PCD declarations
[mirror_edk2.git] / ArmPlatformPkg / Sec / Helper.asm
CommitLineData
1d5d0ae9 1//\r
8cc852f7 2// Copyright (c) 2011-2012, ARM Limited. All rights reserved.\r
1d5d0ae9 3// \r
4// This program and the accompanying materials \r
5// are licensed and made available under the terms and conditions of the BSD License \r
6// which accompanies this distribution. The full text of the license may be found at \r
7// http://opensource.org/licenses/bsd-license.php \r
8//\r
9// THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r
10// WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r
11//\r
12//\r
13\r
1d5d0ae9 14 EXPORT return_from_exception\r
15 EXPORT enter_monitor_mode\r
16 EXPORT copy_cpsr_into_spsr\r
513aa349 17 EXPORT set_non_secure_mode\r
1d5d0ae9 18 \r
19 AREA Helper, CODE, READONLY\r
20\r
a8530889 21// r0: Monitor World EntryPoint\r
22// r1: MpId\r
23// r2: Secure Monitor mode stack\r
1d5d0ae9 24enter_monitor_mode\r
59a2b365 25 cmp r2, #0 // If a Secure Monitor stack base has not been defined then use the Secure stack\r
26 moveq r2, sp\r
27\r
28 mrs r4, cpsr // Save current mode (SVC) in r4\r
a8530889 29 bic r3, r4, #0x1f // Clear all mode bits\r
1d5d0ae9 30 orr r3, r3, #0x16 // Set bits for Monitor mode\r
31 msr cpsr_cxsf, r3 // We are now in Monitor Mode\r
32\r
59a2b365 33 mov sp, r2 // Set the stack of the Monitor Mode\r
a8530889 34\r
35 mov lr, r0 // Use the pass entrypoint as lr\r
1d5d0ae9 36 \r
a8530889 37 msr spsr_cxsf, r4 // Use saved mode for the MOVS jump to the kernel\r
38\r
39 mov r4, r0 // Swap EntryPoint and MpId registers\r
40 mov r0, r1\r
41\r
42 bx r4\r
1d5d0ae9 43\r
44// We cannot use the instruction 'movs pc, lr' because the caller can be written either in ARM or Thumb2 assembler.\r
45// When we will jump into this function, we will set the CPSR flag to ARM assembler. By copying directly 'lr' into\r
46// 'pc'; we will not change the CPSR flag and it will crash.\r
47// The way to fix this limitation is to do the movs into the ARM assmbler code and then do a 'bx'.\r
48return_from_exception\r
49 adr lr, returned_exception\r
50 movs pc, lr\r
51returned_exception // We are now in non-secure state\r
52 bx r0\r
53\r
54// Save the current Program Status Register (PSR) into the Saved PSR\r
55copy_cpsr_into_spsr\r
56 mrs r0, cpsr\r
57 msr spsr_cxsf, r0\r
58 bx lr\r
59\r
513aa349 60// Set the Non Secure Mode\r
61set_non_secure_mode\r
62 push { r1 }\r
c20d62b5 63 and r0, r0, #0x1f // Keep only the mode bits\r
513aa349 64 mrs r1, spsr // Read the spsr\r
65 bic r1, r1, #0x1f // Clear all mode bits\r
66 orr r1, r1, r0\r
67 msr spsr_cxsf, r1 // write back spsr (may have caused a mode switch)\r
68 isb\r
69 pop { r1 }\r
70 bx lr // return (hopefully thumb-safe!)\r
71\r
1d5d0ae9 72dead\r
73 B dead\r
74 \r
75 END\r