]> git.proxmox.com Git - mirror_edk2.git/blame - ArmPlatformPkg/Sec/Sec.inf
ARM Packages: Corrected non-DOS line endings
[mirror_edk2.git] / ArmPlatformPkg / Sec / Sec.inf
CommitLineData
90d6a1bb 1#/** @file\r
1bc83266 2# SEC - Reset vector code that jumps to C and starts the PEI phase\r
90d6a1bb 3# \r
1bc83266 4# Copyright (c) 2011-2013, ARM Limited. All rights reserved.\r
90d6a1bb 5# \r
6# This program and the accompanying materials \r
7# are licensed and made available under the terms and conditions of the BSD License \r
8# which accompanies this distribution. The full text of the license may be found at \r
9# http://opensource.org/licenses/bsd-license.php \r
10#\r
11# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r
12# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r
13# \r
14#**/\r
15\r
16[Defines]\r
17 INF_VERSION = 0x00010005\r
18 BASE_NAME = ArmPlatformSec\r
19 FILE_GUID = c536bbfe-c813-4e48-9f90-01fe1ecf9d54\r
20 MODULE_TYPE = SEC\r
21 VERSION_STRING = 1.0\r
22\r
a9d7090f 23[Sources]\r
90d6a1bb 24 Sec.c\r
a9d7090f 25\r
26[Sources.ARM]\r
d6dc67ba 27 Arm/Arch.c\r
a9d7090f 28 Arm/Helper.asm | RVCT\r
29 Arm/Helper.S | GCC\r
30 Arm/SecEntryPoint.S | GCC\r
31 Arm/SecEntryPoint.asm | RVCT\r
90d6a1bb 32 \r
1bc83266 33[Sources.AARCH64]\r
d6dc67ba 34 AArch64/Arch.c\r
ef7b3786
BJ
35 AArch64/Helper.S\r
36 AArch64/SecEntryPoint.S\r
1bc83266 37\r
90d6a1bb 38[Packages]\r
39 MdePkg/MdePkg.dec\r
40 MdeModulePkg/MdeModulePkg.dec\r
41 ArmPkg/ArmPkg.dec\r
42 ArmPlatformPkg/ArmPlatformPkg.dec\r
43\r
44[LibraryClasses]\r
45 ArmCpuLib\r
46 ArmLib\r
bebda7ce 47 ArmPlatformLib\r
e314d564 48 ArmPlatformSecLib\r
8cc852f7 49 ArmTrustedMonitorLib\r
90d6a1bb 50 BaseLib\r
51 DebugLib\r
52 DebugAgentLib\r
53 IoLib\r
f8181c90 54 ArmGicLib\r
90d6a1bb 55 PrintLib\r
56 SerialPortLib\r
57 \r
d6dc67ba 58[FixedPcd.common]\r
99744d52 59 gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVersionString\r
60\r
12c5ae23 61 gArmTokenSpaceGuid.PcdTrustzoneSupport\r
90d6a1bb 62 gArmTokenSpaceGuid.PcdVFPEnabled\r
63 \r
513aa349 64 gArmTokenSpaceGuid.PcdArmScr\r
513aa349 65 gArmTokenSpaceGuid.PcdArmNonSecModeTransition\r
66 \r
513aa349 67 gArmTokenSpaceGuid.PcdSecureFvBaseAddress\r
68 gArmTokenSpaceGuid.PcdSecureFvSize\r
69 \r
90d6a1bb 70 gArmTokenSpaceGuid.PcdFvBaseAddress\r
bebda7ce 71\r
90d6a1bb 72 gArmPlatformTokenSpaceGuid.PcdCPUCoresSecStackBase\r
73 gArmPlatformTokenSpaceGuid.PcdCPUCoreSecPrimaryStackSize\r
74 gArmPlatformTokenSpaceGuid.PcdCPUCoreSecSecondaryStackSize\r
75 gArmPlatformTokenSpaceGuid.PcdCPUCoresSecMonStackBase\r
76 gArmPlatformTokenSpaceGuid.PcdCPUCoreSecMonStackSize\r
77 \r
78 gArmTokenSpaceGuid.PcdGicDistributorBase\r
79 gArmTokenSpaceGuid.PcdGicInterruptInterfaceBase\r
80 \r
81 gArmPlatformTokenSpaceGuid.PcdSecGlobalVariableSize \r
d6dc67ba
OM
82\r
83[FixedPcd.ARM]\r
84 gArmTokenSpaceGuid.PcdArmNsacr\r