]>
Commit | Line | Data |
---|---|---|
2ef2b01e A |
1 | //------------------------------------------------------------------------------ \r |
2 | //\r | |
3 | // Copyright (c) 2008-2009 Apple Inc. All rights reserved.\r | |
4 | //\r | |
5 | // All rights reserved. This program and the accompanying materials\r | |
6 | // are licensed and made available under the terms and conditions of the BSD License\r | |
7 | // which accompanies this distribution. The full text of the license may be found at\r | |
8 | // http://opensource.org/licenses/bsd-license.php\r | |
9 | //\r | |
10 | // THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
11 | // WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
12 | //\r | |
13 | //------------------------------------------------------------------------------\r | |
14 | \r | |
15 | #include <AsmMacroIoLib.h>\r | |
16 | #include <Library/PcdLib.h>\r | |
17 | #include <AutoGen.h>\r | |
18 | INCLUDE AsmMacroIoLib.inc\r | |
19 | \r | |
20 | IMPORT CEntryPoint\r | |
21 | EXPORT _ModuleEntryPoint\r | |
22 | \r | |
23 | PRESERVE8\r | |
24 | AREA ModuleEntryPoint, CODE, READONLY\r | |
25 | \r | |
26 | \r | |
27 | _ModuleEntryPoint\r | |
28 | \r | |
29 | //Disable L2 cache\r | |
30 | mrc p15, 0, r0, c1, c0, 1 // read Auxiliary Control Register\r | |
31 | bic r0, r0, #0x00000002 // disable L2 cache\r | |
32 | mcr p15, 0, r0, c1, c0, 1 // store Auxiliary Control Register\r | |
33 | \r | |
34 | //Enable Strict alignment checking & Instruction cache\r | |
35 | mrc p15, 0, r0, c1, c0, 0\r | |
36 | bic r0, r0, #0x00002300 /* clear bits 13, 9:8 (--V- --RS) */\r | |
37 | bic r0, r0, #0x00000005 /* clear bits 0, 2 (---- -C-M) */\r | |
38 | orr r0, r0, #0x00000002 /* set bit 1 (A) Align */\r | |
39 | orr r0, r0, #0x00001000 /* set bit 12 (I) enable I-Cache */\r | |
40 | mcr p15, 0, r0, c1, c0, 0\r | |
41 | \r | |
42 | // Set CPU vectors to start of DRAM\r | |
0f023148 | 43 | LoadConstantToReg (FixedPcdGet32(PcdCpuVectorBaseAddress) ,r0) // Get vector base\r |
2ef2b01e | 44 | mcr p15, 0, r0, c12, c0, 0\r |
4951b248 | 45 | isb // Sync changes to control registers\r |
46 | \r | |
47 | // Fill vector table with branchs to current pc (jmp $)\r | |
48 | ldr r1, ShouldNeverGetHere\r | |
49 | movs r2, #0\r | |
50 | FillVectors\r | |
51 | str r1, [r0, r2]\r | |
52 | adds r2, r2, #4\r | |
53 | cmp r2, #32\r | |
54 | bne FillVectors\r | |
55 | \r | |
bff4e9ea | 56 | /* before we call C code, lets setup the stack pointer in internal RAM */\r |
2ef2b01e A |
57 | stack_pointer_setup\r |
58 | \r | |
59 | //\r | |
60 | // Set stack based on PCD values. Need to do it this way to make C code work \r | |
61 | // when it runs from FLASH. \r | |
62 | // \r | |
0f023148 | 63 | LoadConstantToReg (FixedPcdGet32(PcdPrePiStackBase) ,r2) // stack base arg2 \r |
64 | LoadConstantToReg (FixedPcdGet32(PcdPrePiStackSize) ,r3) // stack size arg3 \r | |
2ef2b01e A |
65 | add r4, r2, r3\r |
66 | \r | |
2ef2b01e | 67 | //Enter SVC mode and set up SVC stack pointer\r |
4951b248 | 68 | mov r5,#0x13|0x80|0x40\r |
69 | msr CPSR_c,r5\r | |
2ef2b01e A |
70 | mov r13,r4\r |
71 | \r | |
72 | // Call C entry point\r | |
0f023148 | 73 | LoadConstantToReg (FixedPcdGet32(PcdMemorySize) ,r1) // memory size arg1 \r |
74 | LoadConstantToReg (FixedPcdGet32(PcdMemoryBase) ,r0) // memory start arg0\r | |
75 | blx CEntryPoint // Assume C code is thumb \r | |
2ef2b01e A |
76 | \r |
77 | ShouldNeverGetHere\r | |
78 | /* _CEntryPoint should never return */\r | |
79 | b ShouldNeverGetHere\r | |
80 | \r | |
81 | END\r | |
82 | \r |