]>
Commit | Line | Data |
---|---|---|
95276127 | 1 | /*++ \r |
2 | \r | |
3 | Copyright (c) 2006, Intel Corporation \r | |
4 | All rights reserved. This program and the accompanying materials \r | |
5 | are licensed and made available under the terms and conditions of the BSD License \r | |
6 | which accompanies this distribution. The full text of the license may be found at \r | |
7 | http://opensource.org/licenses/bsd-license.php \r | |
8 | \r | |
9 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r | |
10 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r | |
11 | \r | |
12 | Module Name:\r | |
13 | VirtualMemory.h\r | |
14 | \r | |
15 | Abstract:\r | |
16 | \r | |
17 | x64 Long Mode Virtual Memory Management Definitions \r | |
18 | \r | |
19 | References:\r | |
20 | 1) IA-32 Intel(R) Atchitecture Software Developer's Manual Volume 1:Basic Architecture, Intel\r | |
21 | 2) IA-32 Intel(R) Atchitecture Software Developer's Manual Volume 2:Instruction Set Reference, Intel\r | |
22 | 3) IA-32 Intel(R) Atchitecture Software Developer's Manual Volume 3:System Programmer's Guide, Intel\r | |
23 | 4) AMD64 Architecture Programmer's Manual Volume 2: System Programming\r | |
24 | --*/ \r | |
25 | #ifndef _VIRTUAL_MEMORY_H_\r | |
26 | #define _VIRTUAL_MEMORY_H_\r | |
27 | \r | |
28 | \r | |
95276127 | 29 | #define SYS_CODE64_SEL 0x38\r |
30 | \r | |
31 | #pragma pack(1)\r | |
32 | \r | |
33 | typedef union {\r | |
34 | struct {\r | |
35 | UINT32 LimitLow : 16;\r | |
36 | UINT32 BaseLow : 16;\r | |
37 | UINT32 BaseMid : 8;\r | |
38 | UINT32 Type : 4;\r | |
39 | UINT32 System : 1;\r | |
40 | UINT32 Dpl : 2;\r | |
41 | UINT32 Present : 1;\r | |
42 | UINT32 LimitHigh : 4;\r | |
43 | UINT32 Software : 1;\r | |
44 | UINT32 Reserved : 1;\r | |
45 | UINT32 DefaultSize : 1;\r | |
46 | UINT32 Granularity : 1;\r | |
47 | UINT32 BaseHigh : 8;\r | |
48 | } Bits;\r | |
49 | UINT64 Uint64;\r | |
50 | } IA32_GDT;\r | |
51 | \r | |
5d582956 | 52 | typedef struct {\r |
53 | IA32_IDT_GATE_DESCRIPTOR Ia32IdtEntry;\r | |
54 | UINT32 Offset32To63;\r | |
55 | UINT32 Reserved;\r | |
56 | } X64_IDT_GATE_DESCRIPTOR;\r | |
57 | \r | |
95276127 | 58 | //\r |
59 | // Page-Map Level-4 Offset (PML4) and\r | |
60 | // Page-Directory-Pointer Offset (PDPE) entries 4K & 2MB\r | |
61 | //\r | |
62 | \r | |
63 | typedef union {\r | |
64 | struct {\r | |
65 | UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory\r | |
66 | UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write\r | |
67 | UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User\r | |
68 | UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching\r | |
69 | UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached\r | |
70 | UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)\r | |
71 | UINT64 Reserved:1; // Reserved\r | |
72 | UINT64 MustBeZero:2; // Must Be Zero\r | |
73 | UINT64 Available:3; // Available for use by system software\r | |
74 | UINT64 PageTableBaseAddress:40; // Page Table Base Address\r | |
75 | UINT64 AvabilableHigh:11; // Available for use by system software\r | |
76 | UINT64 Nx:1; // No Execute bit\r | |
77 | } Bits;\r | |
78 | UINT64 Uint64;\r | |
79 | } PAGE_MAP_AND_DIRECTORY_POINTER;\r | |
80 | \r | |
81 | //\r | |
82 | // Page Table Entry 2MB\r | |
83 | //\r | |
84 | typedef union {\r | |
85 | struct {\r | |
86 | UINT64 Present:1; // 0 = Not present in memory, 1 = Present in memory\r | |
87 | UINT64 ReadWrite:1; // 0 = Read-Only, 1= Read/Write\r | |
88 | UINT64 UserSupervisor:1; // 0 = Supervisor, 1=User\r | |
89 | UINT64 WriteThrough:1; // 0 = Write-Back caching, 1=Write-Through caching\r | |
90 | UINT64 CacheDisabled:1; // 0 = Cached, 1=Non-Cached\r | |
91 | UINT64 Accessed:1; // 0 = Not accessed, 1 = Accessed (set by CPU)\r | |
92 | UINT64 Dirty:1; // 0 = Not Dirty, 1 = written by processor on access to page\r | |
93 | UINT64 MustBe1:1; // Must be 1 \r | |
94 | UINT64 Global:1; // 0 = Not global page, 1 = global page TLB not cleared on CR3 write\r | |
95 | UINT64 Available:3; // Available for use by system software\r | |
96 | UINT64 PAT:1; //\r | |
97 | UINT64 MustBeZero:8; // Must be zero;\r | |
98 | UINT64 PageTableBaseAddress:31; // Page Table Base Address\r | |
99 | UINT64 AvabilableHigh:11; // Available for use by system software\r | |
100 | UINT64 Nx:1; // 0 = Execute Code, 1 = No Code Execution\r | |
101 | } Bits;\r | |
102 | UINT64 Uint64;\r | |
103 | } PAGE_TABLE_ENTRY;\r | |
104 | \r | |
105 | #pragma pack()\r | |
106 | \r | |
107 | UINTN\r | |
108 | CreateIdentityMappingPageTables (\r | |
109 | VOID\r | |
110 | )\r | |
111 | ;\r | |
112 | \r | |
5d582956 | 113 | \r |
114 | /**\r | |
115 | \r | |
116 | Fix up the vector number in the vector code.\r | |
117 | \r | |
118 | @param VectorBase Base address of the vector handler.\r | |
119 | \r | |
120 | @param VectorNum Index of vector.\r | |
121 | \r | |
122 | **/\r | |
123 | VOID\r | |
124 | EFIAPI\r | |
125 | AsmVectorFixup (\r | |
126 | VOID *VectorBase,\r | |
127 | UINT8 VectorNum\r | |
128 | );\r | |
129 | \r | |
130 | \r | |
131 | /**\r | |
132 | \r | |
133 | Get the information of vector template.\r | |
134 | \r | |
135 | @param TemplateBase Base address of the template code.\r | |
136 | \r | |
137 | @return Size of the Template code.\r | |
138 | \r | |
139 | **/\r | |
140 | UINTN\r | |
141 | EFIAPI\r | |
142 | AsmGetVectorTemplatInfo (\r | |
143 | OUT VOID **TemplateBase\r | |
144 | );\r | |
145 | \r | |
146 | \r | |
95276127 | 147 | #endif \r |