[mirror_edk2.git] / OvmfPkg / Library / CcExitLib / CcExitVcHandler.c

/** @file\r
  X64 #VC Exception Handler functon.\r
\r
  Copyright (C) 2020, Advanced Micro Devices, Inc. All rights reserved.<BR>\r
  SPDX-License-Identifier: BSD-2-Clause-Patent\r
\r
**/\r
\r
#include <Base.h>\r
#include <Uefi.h>\r
#include <Library/BaseMemoryLib.h>\r
#include <Library/LocalApicLib.h>\r
#include <Library/MemEncryptSevLib.h>\r
#include <Library/CcExitLib.h>\r
#include <Register/Amd/Msr.h>\r
#include <Register/Intel/Cpuid.h>\r
#include <IndustryStandard/InstructionParsing.h>\r
\r
#include "CcExitVcHandler.h"\r
#include "CcInstruction.h"\r
\r
//\r
// Non-automatic Exit function prototype\r
//\r
typedef\r
UINT64\r
(*NAE_EXIT) (\r
  GHCB                    *Ghcb,\r
  EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  CC_INSTRUCTION_DATA     *InstructionData\r
  );\r
\r
//\r
// SEV-SNP Cpuid table entry/function\r
//\r
typedef PACKED struct {\r
  UINT32    EaxIn;\r
  UINT32    EcxIn;\r
  UINT64    Unused;\r
  UINT64    Unused2;\r
  UINT32    Eax;\r
  UINT32    Ebx;\r
  UINT32    Ecx;\r
  UINT32    Edx;\r
  UINT64    Reserved;\r
} SEV_SNP_CPUID_FUNCTION;\r
\r
//\r
// SEV-SNP Cpuid page format\r
//\r
typedef PACKED struct {\r
  UINT32                    Count;\r
  UINT32                    Reserved1;\r
  UINT64                    Reserved2;\r
  SEV_SNP_CPUID_FUNCTION    function[0];\r
} SEV_SNP_CPUID_INFO;\r
\r
/**\r
  Report an unsupported event to the hypervisor\r
\r
  Use the VMGEXIT support to report an unsupported event to the hypervisor.\r
\r
  @param[in] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                              Block\r
  @param[in] Regs             x64 processor context\r
  @param[in] InstructionData  Instruction parsing context\r
\r
  @return                     New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
UnsupportedExit (\r
  IN GHCB                    *Ghcb,\r
  IN EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  UINT64  Status;\r
\r
  Status = CcExitVmgExit (Ghcb, SVM_EXIT_UNSUPPORTED, Regs->ExceptionData, 0);\r
  if (Status == 0) {\r
    GHCB_EVENT_INJECTION  Event;\r
\r
    Event.Uint64          = 0;\r
    Event.Elements.Vector = GP_EXCEPTION;\r
    Event.Elements.Type   = GHCB_EVENT_INJECTION_TYPE_EXCEPTION;\r
    Event.Elements.Valid  = 1;\r
\r
    Status = Event.Uint64;\r
  }\r
\r
  return Status;\r
}\r
\r
/**\r
  Validate that the MMIO memory access is not to encrypted memory.\r
\r
  Examine the pagetable entry for the memory specified. MMIO should not be\r
  performed against encrypted memory. MMIO to the APIC page is always allowed.\r
\r
  @param[in] Ghcb           Pointer to the Guest-Hypervisor Communication Block\r
  @param[in] MemoryAddress  Memory address to validate\r
  @param[in] MemoryLength   Memory length to validate\r
\r
  @retval 0          Memory is not encrypted\r
  @return            New exception value to propogate\r
\r
**/\r
STATIC\r
UINT64\r
ValidateMmioMemory (\r
  IN GHCB   *Ghcb,\r
  IN UINTN  MemoryAddress,\r
  IN UINTN  MemoryLength\r
  )\r
{\r
  MEM_ENCRYPT_SEV_ADDRESS_RANGE_STATE  State;\r
  GHCB_EVENT_INJECTION                 GpEvent;\r
  UINTN                                Address;\r
\r
  //\r
  // Allow APIC accesses (which will have the encryption bit set during\r
  // SEC and PEI phases).\r
  //\r
  Address = MemoryAddress & ~(SIZE_4KB - 1);\r
  if (Address == GetLocalApicBaseAddress ()) {\r
    return 0;\r
  }\r
\r
  State = MemEncryptSevGetAddressRangeState (\r
            0,\r
            MemoryAddress,\r
            MemoryLength\r
            );\r
  if (State == MemEncryptSevAddressRangeUnencrypted) {\r
    return 0;\r
  }\r
\r
  //\r
  // Any state other than unencrypted is an error, issue a #GP.\r
  //\r
  DEBUG ((\r
    DEBUG_ERROR,\r
    "MMIO using encrypted memory: %lx\n",\r
    (UINT64)MemoryAddress\r
    ));\r
  GpEvent.Uint64          = 0;\r
  GpEvent.Elements.Vector = GP_EXCEPTION;\r
  GpEvent.Elements.Type   = GHCB_EVENT_INJECTION_TYPE_EXCEPTION;\r
  GpEvent.Elements.Valid  = 1;\r
\r
  return GpEvent.Uint64;\r
}\r
\r
/**\r
  Handle an MMIO event.\r
\r
  Use the VMGEXIT instruction to handle either an MMIO read or an MMIO write.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in, out] InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
MmioExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN OUT CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  UINT64  ExitInfo1, ExitInfo2, Status;\r
  UINTN   Bytes;\r
  UINT64  *Register;\r
  UINT8   OpCode, SignByte;\r
  UINTN   Address;\r
\r
  Bytes = 0;\r
\r
  OpCode = *(InstructionData->OpCodes);\r
  if (OpCode == TWO_BYTE_OPCODE_ESCAPE) {\r
    OpCode = *(InstructionData->OpCodes + 1);\r
  }\r
\r
  switch (OpCode) {\r
    //\r
    // MMIO write (MOV reg/memX, regX)\r
    //\r
    case 0x88:\r
      Bytes = 1;\r
    //\r
    // fall through\r
    //\r
    case 0x89:\r
      CcDecodeModRm (Regs, InstructionData);\r
      Bytes = ((Bytes != 0) ? Bytes :\r
               (InstructionData->DataSize == Size16Bits) ? 2 :\r
               (InstructionData->DataSize == Size32Bits) ? 4 :\r
               (InstructionData->DataSize == Size64Bits) ? 8 :\r
               0);\r
\r
      if (InstructionData->Ext.ModRm.Mod == 3) {\r
        //\r
        // NPF on two register operands???\r
        //\r
        return UnsupportedExit (Ghcb, Regs, InstructionData);\r
      }\r
\r
      Status = ValidateMmioMemory (Ghcb, InstructionData->Ext.RmData, Bytes);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      ExitInfo1 = InstructionData->Ext.RmData;\r
      ExitInfo2 = Bytes;\r
      CopyMem (Ghcb->SharedBuffer, &InstructionData->Ext.RegData, Bytes);\r
\r
      Ghcb->SaveArea.SwScratch = (UINT64)Ghcb->SharedBuffer;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbSwScratch);\r
      Status = CcExitVmgExit (Ghcb, SVM_EXIT_MMIO_WRITE, ExitInfo1, ExitInfo2);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      break;\r
\r
    //\r
    // MMIO write (MOV moffsetX, aX)\r
    //\r
    case 0xA2:\r
      Bytes = 1;\r
    //\r
    // fall through\r
    //\r
    case 0xA3:\r
      Bytes = ((Bytes != 0) ? Bytes :\r
               (InstructionData->DataSize == Size16Bits) ? 2 :\r
               (InstructionData->DataSize == Size32Bits) ? 4 :\r
               (InstructionData->DataSize == Size64Bits) ? 8 :\r
               0);\r
\r
      InstructionData->ImmediateSize = (UINTN)(1 << InstructionData->AddrSize);\r
      InstructionData->End          += InstructionData->ImmediateSize;\r
\r
      //\r
      // This code is X64 only, so a possible 8-byte copy to a UINTN is ok.\r
      // Use a STATIC_ASSERT to be certain the code is being built as X64.\r
      //\r
      STATIC_ASSERT (\r
        sizeof (UINTN) == sizeof (UINT64),\r
        "sizeof (UINTN) != sizeof (UINT64), this file must be built as X64"\r
        );\r
\r
      Address = 0;\r
      CopyMem (\r
        &Address,\r
        InstructionData->Immediate,\r
        InstructionData->ImmediateSize\r
        );\r
\r
      Status = ValidateMmioMemory (Ghcb, Address, Bytes);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      ExitInfo1 = Address;\r
      ExitInfo2 = Bytes;\r
      CopyMem (Ghcb->SharedBuffer, &Regs->Rax, Bytes);\r
\r
      Ghcb->SaveArea.SwScratch = (UINT64)Ghcb->SharedBuffer;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbSwScratch);\r
      Status = CcExitVmgExit (Ghcb, SVM_EXIT_MMIO_WRITE, ExitInfo1, ExitInfo2);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      break;\r
\r
    //\r
    // MMIO write (MOV reg/memX, immX)\r
    //\r
    case 0xC6:\r
      Bytes = 1;\r
    //\r
    // fall through\r
    //\r
    case 0xC7:\r
      CcDecodeModRm (Regs, InstructionData);\r
      Bytes = ((Bytes != 0) ? Bytes :\r
               (InstructionData->DataSize == Size16Bits) ? 2 :\r
               (InstructionData->DataSize == Size32Bits) ? 4 :\r
               0);\r
\r
      InstructionData->ImmediateSize = Bytes;\r
      InstructionData->End          += Bytes;\r
\r
      Status = ValidateMmioMemory (Ghcb, InstructionData->Ext.RmData, Bytes);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      ExitInfo1 = InstructionData->Ext.RmData;\r
      ExitInfo2 = Bytes;\r
      CopyMem (Ghcb->SharedBuffer, InstructionData->Immediate, Bytes);\r
\r
      Ghcb->SaveArea.SwScratch = (UINT64)Ghcb->SharedBuffer;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbSwScratch);\r
      Status = CcExitVmgExit (Ghcb, SVM_EXIT_MMIO_WRITE, ExitInfo1, ExitInfo2);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      break;\r
\r
    //\r
    // MMIO read (MOV regX, reg/memX)\r
    //\r
    case 0x8A:\r
      Bytes = 1;\r
    //\r
    // fall through\r
    //\r
    case 0x8B:\r
      CcDecodeModRm (Regs, InstructionData);\r
      Bytes = ((Bytes != 0) ? Bytes :\r
               (InstructionData->DataSize == Size16Bits) ? 2 :\r
               (InstructionData->DataSize == Size32Bits) ? 4 :\r
               (InstructionData->DataSize == Size64Bits) ? 8 :\r
               0);\r
      if (InstructionData->Ext.ModRm.Mod == 3) {\r
        //\r
        // NPF on two register operands???\r
        //\r
        return UnsupportedExit (Ghcb, Regs, InstructionData);\r
      }\r
\r
      Status = ValidateMmioMemory (Ghcb, InstructionData->Ext.RmData, Bytes);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      ExitInfo1 = InstructionData->Ext.RmData;\r
      ExitInfo2 = Bytes;\r
\r
      Ghcb->SaveArea.SwScratch = (UINT64)Ghcb->SharedBuffer;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbSwScratch);\r
      Status = CcExitVmgExit (Ghcb, SVM_EXIT_MMIO_READ, ExitInfo1, ExitInfo2);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      Register = CcGetRegisterPointer (Regs, InstructionData->Ext.ModRm.Reg);\r
      if (Bytes == 4) {\r
        //\r
        // Zero-extend for 32-bit operation\r
        //\r
        *Register = 0;\r
      }\r
\r
      CopyMem (Register, Ghcb->SharedBuffer, Bytes);\r
      break;\r
\r
    //\r
    // MMIO read (MOV aX, moffsetX)\r
    //\r
    case 0xA0:\r
      Bytes = 1;\r
    //\r
    // fall through\r
    //\r
    case 0xA1:\r
      Bytes = ((Bytes != 0) ? Bytes :\r
               (InstructionData->DataSize == Size16Bits) ? 2 :\r
               (InstructionData->DataSize == Size32Bits) ? 4 :\r
               (InstructionData->DataSize == Size64Bits) ? 8 :\r
               0);\r
\r
      InstructionData->ImmediateSize = (UINTN)(1 << InstructionData->AddrSize);\r
      InstructionData->End          += InstructionData->ImmediateSize;\r
\r
      //\r
      // This code is X64 only, so a possible 8-byte copy to a UINTN is ok.\r
      // Use a STATIC_ASSERT to be certain the code is being built as X64.\r
      //\r
      STATIC_ASSERT (\r
        sizeof (UINTN) == sizeof (UINT64),\r
        "sizeof (UINTN) != sizeof (UINT64), this file must be built as X64"\r
        );\r
\r
      Address = 0;\r
      CopyMem (\r
        &Address,\r
        InstructionData->Immediate,\r
        InstructionData->ImmediateSize\r
        );\r
\r
      Status = ValidateMmioMemory (Ghcb, Address, Bytes);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      ExitInfo1 = Address;\r
      ExitInfo2 = Bytes;\r
\r
      Ghcb->SaveArea.SwScratch = (UINT64)Ghcb->SharedBuffer;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbSwScratch);\r
      Status = CcExitVmgExit (Ghcb, SVM_EXIT_MMIO_READ, ExitInfo1, ExitInfo2);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      if (Bytes == 4) {\r
        //\r
        // Zero-extend for 32-bit operation\r
        //\r
        Regs->Rax = 0;\r
      }\r
\r
      CopyMem (&Regs->Rax, Ghcb->SharedBuffer, Bytes);\r
      break;\r
\r
    //\r
    // MMIO read w/ zero-extension ((MOVZX regX, reg/memX)\r
    //\r
    case 0xB6:\r
      Bytes = 1;\r
    //\r
    // fall through\r
    //\r
    case 0xB7:\r
      CcDecodeModRm (Regs, InstructionData);\r
      Bytes = (Bytes != 0) ? Bytes : 2;\r
\r
      Status = ValidateMmioMemory (Ghcb, InstructionData->Ext.RmData, Bytes);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      ExitInfo1 = InstructionData->Ext.RmData;\r
      ExitInfo2 = Bytes;\r
\r
      Ghcb->SaveArea.SwScratch = (UINT64)Ghcb->SharedBuffer;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbSwScratch);\r
      Status = CcExitVmgExit (Ghcb, SVM_EXIT_MMIO_READ, ExitInfo1, ExitInfo2);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      Register = CcGetRegisterPointer (Regs, InstructionData->Ext.ModRm.Reg);\r
      SetMem (Register, (UINTN)(1 << InstructionData->DataSize), 0);\r
      CopyMem (Register, Ghcb->SharedBuffer, Bytes);\r
      break;\r
\r
    //\r
    // MMIO read w/ sign-extension (MOVSX regX, reg/memX)\r
    //\r
    case 0xBE:\r
      Bytes = 1;\r
    //\r
    // fall through\r
    //\r
    case 0xBF:\r
      CcDecodeModRm (Regs, InstructionData);\r
      Bytes = (Bytes != 0) ? Bytes : 2;\r
\r
      Status = ValidateMmioMemory (Ghcb, InstructionData->Ext.RmData, Bytes);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      ExitInfo1 = InstructionData->Ext.RmData;\r
      ExitInfo2 = Bytes;\r
\r
      Ghcb->SaveArea.SwScratch = (UINT64)Ghcb->SharedBuffer;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbSwScratch);\r
      Status = CcExitVmgExit (Ghcb, SVM_EXIT_MMIO_READ, ExitInfo1, ExitInfo2);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      if (Bytes == 1) {\r
        UINT8  *Data;\r
\r
        Data     = (UINT8 *)Ghcb->SharedBuffer;\r
        SignByte = ((*Data & BIT7) != 0) ? 0xFF : 0x00;\r
      } else {\r
        UINT16  *Data;\r
\r
        Data     = (UINT16 *)Ghcb->SharedBuffer;\r
        SignByte = ((*Data & BIT15) != 0) ? 0xFF : 0x00;\r
      }\r
\r
      Register = CcGetRegisterPointer (Regs, InstructionData->Ext.ModRm.Reg);\r
      SetMem (Register, (UINTN)(1 << InstructionData->DataSize), SignByte);\r
      CopyMem (Register, Ghcb->SharedBuffer, Bytes);\r
      break;\r
\r
    default:\r
      DEBUG ((DEBUG_ERROR, "Invalid MMIO opcode (%x)\n", OpCode));\r
      Status = GP_EXCEPTION;\r
      ASSERT (FALSE);\r
  }\r
\r
  return Status;\r
}\r
\r
/**\r
  Handle a MWAIT event.\r
\r
  Use the VMGEXIT instruction to handle a MWAIT event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
MwaitExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  CcDecodeModRm (Regs, InstructionData);\r
\r
  Ghcb->SaveArea.Rax = Regs->Rax;\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRax);\r
  Ghcb->SaveArea.Rcx = Regs->Rcx;\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRcx);\r
\r
  return CcExitVmgExit (Ghcb, SVM_EXIT_MWAIT, 0, 0);\r
}\r
\r
/**\r
  Handle a MONITOR event.\r
\r
  Use the VMGEXIT instruction to handle a MONITOR event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
MonitorExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  CcDecodeModRm (Regs, InstructionData);\r
\r
  Ghcb->SaveArea.Rax = Regs->Rax;  // Identity mapped, so VA = PA\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRax);\r
  Ghcb->SaveArea.Rcx = Regs->Rcx;\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRcx);\r
  Ghcb->SaveArea.Rdx = Regs->Rdx;\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRdx);\r
\r
  return CcExitVmgExit (Ghcb, SVM_EXIT_MONITOR, 0, 0);\r
}\r
\r
/**\r
  Handle a WBINVD event.\r
\r
  Use the VMGEXIT instruction to handle a WBINVD event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
WbinvdExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  return CcExitVmgExit (Ghcb, SVM_EXIT_WBINVD, 0, 0);\r
}\r
\r
/**\r
  Handle a RDTSCP event.\r
\r
  Use the VMGEXIT instruction to handle a RDTSCP event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
RdtscpExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  UINT64  Status;\r
\r
  CcDecodeModRm (Regs, InstructionData);\r
\r
  Status = CcExitVmgExit (Ghcb, SVM_EXIT_RDTSCP, 0, 0);\r
  if (Status != 0) {\r
    return Status;\r
  }\r
\r
  if (!CcExitVmgIsOffsetValid (Ghcb, GhcbRax) ||\r
      !CcExitVmgIsOffsetValid (Ghcb, GhcbRcx) ||\r
      !CcExitVmgIsOffsetValid (Ghcb, GhcbRdx))\r
  {\r
    return UnsupportedExit (Ghcb, Regs, InstructionData);\r
  }\r
\r
  Regs->Rax = Ghcb->SaveArea.Rax;\r
  Regs->Rcx = Ghcb->SaveArea.Rcx;\r
  Regs->Rdx = Ghcb->SaveArea.Rdx;\r
\r
  return 0;\r
}\r
\r
/**\r
  Handle a VMMCALL event.\r
\r
  Use the VMGEXIT instruction to handle a VMMCALL event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
VmmCallExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  UINT64  Status;\r
\r
  CcDecodeModRm (Regs, InstructionData);\r
\r
  Ghcb->SaveArea.Rax = Regs->Rax;\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRax);\r
  Ghcb->SaveArea.Cpl = (UINT8)(Regs->Cs & 0x3);\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbCpl);\r
\r
  Status = CcExitVmgExit (Ghcb, SVM_EXIT_VMMCALL, 0, 0);\r
  if (Status != 0) {\r
    return Status;\r
  }\r
\r
  if (!CcExitVmgIsOffsetValid (Ghcb, GhcbRax)) {\r
    return UnsupportedExit (Ghcb, Regs, InstructionData);\r
  }\r
\r
  Regs->Rax = Ghcb->SaveArea.Rax;\r
\r
  return 0;\r
}\r
\r
/**\r
  Handle an MSR event.\r
\r
  Use the VMGEXIT instruction to handle either a RDMSR or WRMSR event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
MsrExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  UINT64  ExitInfo1, Status;\r
\r
  ExitInfo1 = 0;\r
\r
  switch (*(InstructionData->OpCodes + 1)) {\r
    case 0x30: // WRMSR\r
      ExitInfo1          = 1;\r
      Ghcb->SaveArea.Rax = Regs->Rax;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbRax);\r
      Ghcb->SaveArea.Rdx = Regs->Rdx;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbRdx);\r
    //\r
    // fall through\r
    //\r
    case 0x32: // RDMSR\r
      Ghcb->SaveArea.Rcx = Regs->Rcx;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbRcx);\r
      break;\r
    default:\r
      return UnsupportedExit (Ghcb, Regs, InstructionData);\r
  }\r
\r
  Status = CcExitVmgExit (Ghcb, SVM_EXIT_MSR, ExitInfo1, 0);\r
  if (Status != 0) {\r
    return Status;\r
  }\r
\r
  if (ExitInfo1 == 0) {\r
    if (!CcExitVmgIsOffsetValid (Ghcb, GhcbRax) ||\r
        !CcExitVmgIsOffsetValid (Ghcb, GhcbRdx))\r
    {\r
      return UnsupportedExit (Ghcb, Regs, InstructionData);\r
    }\r
\r
    Regs->Rax = Ghcb->SaveArea.Rax;\r
    Regs->Rdx = Ghcb->SaveArea.Rdx;\r
  }\r
\r
  return 0;\r
}\r
\r
/**\r
  Build the IOIO event information.\r
\r
  The IOIO event information identifies the type of IO operation to be performed\r
  by the hypervisor. Build this information based on the instruction data.\r
\r
  @param[in]       Regs             x64 processor context\r
  @param[in, out]  InstructionData  Instruction parsing context\r
\r
  @return                           IOIO event information value\r
\r
**/\r
STATIC\r
UINT64\r
IoioExitInfo (\r
  IN     EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN OUT CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  UINT64  ExitInfo;\r
\r
  ExitInfo = 0;\r
\r
  switch (*(InstructionData->OpCodes)) {\r
    //\r
    // INS opcodes\r
    //\r
    case 0x6C:\r
    case 0x6D:\r
      ExitInfo |= IOIO_TYPE_INS;\r
      ExitInfo |= IOIO_SEG_ES;\r
      ExitInfo |= ((Regs->Rdx & 0xffff) << 16);\r
      break;\r
\r
    //\r
    // OUTS opcodes\r
    //\r
    case 0x6E:\r
    case 0x6F:\r
      ExitInfo |= IOIO_TYPE_OUTS;\r
      ExitInfo |= IOIO_SEG_DS;\r
      ExitInfo |= ((Regs->Rdx & 0xffff) << 16);\r
      break;\r
\r
    //\r
    // IN immediate opcodes\r
    //\r
    case 0xE4:\r
    case 0xE5:\r
      InstructionData->ImmediateSize = 1;\r
      InstructionData->End++;\r
      ExitInfo |= IOIO_TYPE_IN;\r
      ExitInfo |= ((*(InstructionData->OpCodes + 1)) << 16);\r
      break;\r
\r
    //\r
    // OUT immediate opcodes\r
    //\r
    case 0xE6:\r
    case 0xE7:\r
      InstructionData->ImmediateSize = 1;\r
      InstructionData->End++;\r
      ExitInfo |= IOIO_TYPE_OUT;\r
      ExitInfo |= ((*(InstructionData->OpCodes + 1)) << 16) | IOIO_TYPE_OUT;\r
      break;\r
\r
    //\r
    // IN register opcodes\r
    //\r
    case 0xEC:\r
    case 0xED:\r
      ExitInfo |= IOIO_TYPE_IN;\r
      ExitInfo |= ((Regs->Rdx & 0xffff) << 16);\r
      break;\r
\r
    //\r
    // OUT register opcodes\r
    //\r
    case 0xEE:\r
    case 0xEF:\r
      ExitInfo |= IOIO_TYPE_OUT;\r
      ExitInfo |= ((Regs->Rdx & 0xffff) << 16);\r
      break;\r
\r
    default:\r
      return 0;\r
  }\r
\r
  switch (*(InstructionData->OpCodes)) {\r
    //\r
    // Single-byte opcodes\r
    //\r
    case 0x6C:\r
    case 0x6E:\r
    case 0xE4:\r
    case 0xE6:\r
    case 0xEC:\r
    case 0xEE:\r
      ExitInfo |= IOIO_DATA_8;\r
      break;\r
\r
    //\r
    // Length determined by instruction parsing\r
    //\r
    default:\r
      ExitInfo |= (InstructionData->DataSize == Size16Bits) ? IOIO_DATA_16\r
                                                          : IOIO_DATA_32;\r
  }\r
\r
  switch (InstructionData->AddrSize) {\r
    case Size16Bits:\r
      ExitInfo |= IOIO_ADDR_16;\r
      break;\r
\r
    case Size32Bits:\r
      ExitInfo |= IOIO_ADDR_32;\r
      break;\r
\r
    case Size64Bits:\r
      ExitInfo |= IOIO_ADDR_64;\r
      break;\r
\r
    default:\r
      break;\r
  }\r
\r
  if (InstructionData->RepMode != 0) {\r
    ExitInfo |= IOIO_REP;\r
  }\r
\r
  return ExitInfo;\r
}\r
\r
/**\r
  Handle an IOIO event.\r
\r
  Use the VMGEXIT instruction to handle an IOIO event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
IoioExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  UINT64   ExitInfo1, ExitInfo2, Status;\r
  BOOLEAN  IsString;\r
\r
  ExitInfo1 = IoioExitInfo (Regs, InstructionData);\r
  if (ExitInfo1 == 0) {\r
    return UnsupportedExit (Ghcb, Regs, InstructionData);\r
  }\r
\r
  IsString = ((ExitInfo1 & IOIO_TYPE_STR) != 0) ? TRUE : FALSE;\r
  if (IsString) {\r
    UINTN  IoBytes, VmgExitBytes;\r
    UINTN  GhcbCount, OpCount;\r
\r
    Status = 0;\r
\r
    IoBytes   = IOIO_DATA_BYTES (ExitInfo1);\r
    GhcbCount = sizeof (Ghcb->SharedBuffer) / IoBytes;\r
\r
    OpCount = ((ExitInfo1 & IOIO_REP) != 0) ? Regs->Rcx : 1;\r
    while (OpCount != 0) {\r
      ExitInfo2    = MIN (OpCount, GhcbCount);\r
      VmgExitBytes = ExitInfo2 * IoBytes;\r
\r
      if ((ExitInfo1 & IOIO_TYPE_IN) == 0) {\r
        CopyMem (Ghcb->SharedBuffer, (VOID *)Regs->Rsi, VmgExitBytes);\r
        Regs->Rsi += VmgExitBytes;\r
      }\r
\r
      Ghcb->SaveArea.SwScratch = (UINT64)Ghcb->SharedBuffer;\r
      CcExitVmgSetOffsetValid (Ghcb, GhcbSwScratch);\r
      Status = CcExitVmgExit (Ghcb, SVM_EXIT_IOIO_PROT, ExitInfo1, ExitInfo2);\r
      if (Status != 0) {\r
        return Status;\r
      }\r
\r
      if ((ExitInfo1 & IOIO_TYPE_IN) != 0) {\r
        CopyMem ((VOID *)Regs->Rdi, Ghcb->SharedBuffer, VmgExitBytes);\r
        Regs->Rdi += VmgExitBytes;\r
      }\r
\r
      if ((ExitInfo1 & IOIO_REP) != 0) {\r
        Regs->Rcx -= ExitInfo2;\r
      }\r
\r
      OpCount -= ExitInfo2;\r
    }\r
  } else {\r
    if ((ExitInfo1 & IOIO_TYPE_IN) != 0) {\r
      Ghcb->SaveArea.Rax = 0;\r
    } else {\r
      CopyMem (&Ghcb->SaveArea.Rax, &Regs->Rax, IOIO_DATA_BYTES (ExitInfo1));\r
    }\r
\r
    CcExitVmgSetOffsetValid (Ghcb, GhcbRax);\r
\r
    Status = CcExitVmgExit (Ghcb, SVM_EXIT_IOIO_PROT, ExitInfo1, 0);\r
    if (Status != 0) {\r
      return Status;\r
    }\r
\r
    if ((ExitInfo1 & IOIO_TYPE_IN) != 0) {\r
      if (!CcExitVmgIsOffsetValid (Ghcb, GhcbRax)) {\r
        return UnsupportedExit (Ghcb, Regs, InstructionData);\r
      }\r
\r
      CopyMem (&Regs->Rax, &Ghcb->SaveArea.Rax, IOIO_DATA_BYTES (ExitInfo1));\r
    }\r
  }\r
\r
  return 0;\r
}\r
\r
/**\r
  Handle a INVD event.\r
\r
  Use the VMGEXIT instruction to handle a INVD event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
InvdExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  return CcExitVmgExit (Ghcb, SVM_EXIT_INVD, 0, 0);\r
}\r
\r
/**\r
  Fetch CPUID leaf/function via hypervisor/VMGEXIT.\r
\r
  @param[in, out] Ghcb         Pointer to the Guest-Hypervisor Communication\r
                               Block\r
  @param[in]      EaxIn        EAX input for cpuid instruction\r
  @param[in]      EcxIn        ECX input for cpuid instruction\r
  @param[in]      Xcr0In       XCR0 at time of cpuid instruction\r
  @param[in, out] Eax          Pointer to store leaf's EAX value\r
  @param[in, out] Ebx          Pointer to store leaf's EBX value\r
  @param[in, out] Ecx          Pointer to store leaf's ECX value\r
  @param[in, out] Edx          Pointer to store leaf's EDX value\r
  @param[in, out] Status       Pointer to store status from VMGEXIT (always 0\r
                               unless return value indicates failure)\r
  @param[in, out] Unsupported  Pointer to store indication of unsupported\r
                               VMGEXIT (always false unless return value\r
                               indicates failure)\r
\r
  @retval TRUE                 CPUID leaf fetch successfully.\r
  @retval FALSE                Error occurred while fetching CPUID leaf. Callers\r
                               should Status and Unsupported and handle\r
                               accordingly if they indicate a more precise\r
                               error condition.\r
\r
**/\r
STATIC\r
BOOLEAN\r
GetCpuidHyp (\r
  IN OUT GHCB     *Ghcb,\r
  IN     UINT32   EaxIn,\r
  IN     UINT32   EcxIn,\r
  IN     UINT64   XCr0,\r
  IN OUT UINT32   *Eax,\r
  IN OUT UINT32   *Ebx,\r
  IN OUT UINT32   *Ecx,\r
  IN OUT UINT32   *Edx,\r
  IN OUT UINT64   *Status,\r
  IN OUT BOOLEAN  *UnsupportedExit\r
  )\r
{\r
  *UnsupportedExit   = FALSE;\r
  Ghcb->SaveArea.Rax = EaxIn;\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRax);\r
  Ghcb->SaveArea.Rcx = EcxIn;\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRcx);\r
  if (EaxIn == CPUID_EXTENDED_STATE) {\r
    Ghcb->SaveArea.XCr0 = XCr0;\r
    CcExitVmgSetOffsetValid (Ghcb, GhcbXCr0);\r
  }\r
\r
  *Status = CcExitVmgExit (Ghcb, SVM_EXIT_CPUID, 0, 0);\r
  if (*Status != 0) {\r
    return FALSE;\r
  }\r
\r
  if (!CcExitVmgIsOffsetValid (Ghcb, GhcbRax) ||\r
      !CcExitVmgIsOffsetValid (Ghcb, GhcbRbx) ||\r
      !CcExitVmgIsOffsetValid (Ghcb, GhcbRcx) ||\r
      !CcExitVmgIsOffsetValid (Ghcb, GhcbRdx))\r
  {\r
    *UnsupportedExit = TRUE;\r
    return FALSE;\r
  }\r
\r
  if (Eax) {\r
    *Eax = (UINT32)(UINTN)Ghcb->SaveArea.Rax;\r
  }\r
\r
  if (Ebx) {\r
    *Ebx = (UINT32)(UINTN)Ghcb->SaveArea.Rbx;\r
  }\r
\r
  if (Ecx) {\r
    *Ecx = (UINT32)(UINTN)Ghcb->SaveArea.Rcx;\r
  }\r
\r
  if (Edx) {\r
    *Edx = (UINT32)(UINTN)Ghcb->SaveArea.Rdx;\r
  }\r
\r
  return TRUE;\r
}\r
\r
/**\r
  Check if SEV-SNP enabled.\r
\r
  @retval TRUE      SEV-SNP is enabled.\r
  @retval FALSE     SEV-SNP is disabled.\r
\r
**/\r
STATIC\r
BOOLEAN\r
SnpEnabled (\r
  VOID\r
  )\r
{\r
  MSR_SEV_STATUS_REGISTER  Msr;\r
\r
  Msr.Uint32 = AsmReadMsr32 (MSR_SEV_STATUS);\r
\r
  return !!Msr.Bits.SevSnpBit;\r
}\r
\r
/**\r
  Calculate the total XSAVE area size for enabled XSAVE areas\r
\r
  @param[in]      XFeaturesEnabled  Bit-mask of enabled XSAVE features/areas as\r
                                    indicated by XCR0/MSR_IA32_XSS bits\r
  @param[in]      XSaveBaseSize     Base/legacy XSAVE area size (e.g. when\r
                                    XCR0 is 1)\r
  @param[in, out] XSaveSize         Pointer to storage for calculated XSAVE area\r
                                    size\r
  @param[in]      Compacted         Whether or not the calculation is for the\r
                                    normal XSAVE area size (leaf 0xD,0x0,EBX) or\r
                                    compacted XSAVE area size (leaf 0xD,0x1,EBX)\r
\r
\r
  @retval TRUE                      XSAVE size calculation was successful.\r
  @retval FALSE                     XSAVE size calculation was unsuccessful.\r
**/\r
STATIC\r
BOOLEAN\r
GetCpuidXSaveSize (\r
  IN     UINT64   XFeaturesEnabled,\r
  IN     UINT32   XSaveBaseSize,\r
  IN OUT UINT32   *XSaveSize,\r
  IN     BOOLEAN  Compacted\r
  )\r
{\r
  SEV_SNP_CPUID_INFO  *CpuidInfo;\r
  UINT64              XFeaturesFound = 0;\r
  UINT32              Idx;\r
\r
  *XSaveSize = XSaveBaseSize;\r
  CpuidInfo  = (SEV_SNP_CPUID_INFO *)(UINT64)PcdGet32 (PcdOvmfCpuidBase);\r
\r
  for (Idx = 0; Idx < CpuidInfo->Count; Idx++) {\r
    SEV_SNP_CPUID_FUNCTION  *CpuidFn = &CpuidInfo->function[Idx];\r
\r
    if (!((CpuidFn->EaxIn == 0xD) &&\r
          ((CpuidFn->EcxIn == 0) || (CpuidFn->EcxIn == 1))))\r
    {\r
      continue;\r
    }\r
\r
    if (XFeaturesFound & (1ULL << CpuidFn->EcxIn) ||\r
        !(XFeaturesEnabled & (1ULL << CpuidFn->EcxIn)))\r
    {\r
      continue;\r
    }\r
\r
    XFeaturesFound |= (1ULL << CpuidFn->EcxIn);\r
    if (Compacted) {\r
      *XSaveSize += CpuidFn->Eax;\r
    } else {\r
      *XSaveSize = MAX (*XSaveSize, CpuidFn->Eax + CpuidFn->Ebx);\r
    }\r
  }\r
\r
  /*\r
   * Either the guest set unsupported XCR0/XSS bits, or the corresponding\r
   * entries in the CPUID table were not present. This is an invalid state.\r
   */\r
  if (XFeaturesFound != (XFeaturesEnabled & ~3UL)) {\r
    return FALSE;\r
  }\r
\r
  return TRUE;\r
}\r
\r
/**\r
  Check if a CPUID leaf/function is indexed via ECX sub-leaf/sub-function\r
\r
  @param[in]      EaxIn        EAX input for cpuid instruction\r
\r
  @retval FALSE                cpuid leaf/function is not indexed by ECX input\r
  @retval TRUE                 cpuid leaf/function is indexed by ECX input\r
\r
**/\r
STATIC\r
BOOLEAN\r
IsFunctionIndexed (\r
  IN     UINT32  EaxIn\r
  )\r
{\r
  switch (EaxIn) {\r
    case CPUID_CACHE_PARAMS:\r
    case CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS:\r
    case CPUID_EXTENDED_TOPOLOGY:\r
    case CPUID_EXTENDED_STATE:\r
    case CPUID_INTEL_RDT_MONITORING:\r
    case CPUID_INTEL_RDT_ALLOCATION:\r
    case CPUID_INTEL_SGX:\r
    case CPUID_INTEL_PROCESSOR_TRACE:\r
    case CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS:\r
    case CPUID_V2_EXTENDED_TOPOLOGY:\r
    case 0x8000001D: /* Cache Topology Information */\r
      return TRUE;\r
  }\r
\r
  return FALSE;\r
}\r
\r
/**\r
  Fetch CPUID leaf/function via SEV-SNP CPUID table.\r
\r
  @param[in, out] Ghcb         Pointer to the Guest-Hypervisor Communication\r
                               Block\r
  @param[in]      EaxIn        EAX input for cpuid instruction\r
  @param[in]      EcxIn        ECX input for cpuid instruction\r
  @param[in]      Xcr0In       XCR0 at time of cpuid instruction\r
  @param[in, out] Eax          Pointer to store leaf's EAX value\r
  @param[in, out] Ebx          Pointer to store leaf's EBX value\r
  @param[in, out] Ecx          Pointer to store leaf's ECX value\r
  @param[in, out] Edx          Pointer to store leaf's EDX value\r
  @param[in, out] Status       Pointer to store status from VMGEXIT (always 0\r
                               unless return value indicates failure)\r
  @param[in, out] Unsupported  Pointer to store indication of unsupported\r
                               VMGEXIT (always false unless return value\r
                               indicates failure)\r
\r
  @retval TRUE                 CPUID leaf fetch successfully.\r
  @retval FALSE                Error occurred while fetching CPUID leaf. Callers\r
                               should Status and Unsupported and handle\r
                               accordingly if they indicate a more precise\r
                               error condition.\r
\r
**/\r
STATIC\r
BOOLEAN\r
GetCpuidFw (\r
  IN OUT GHCB     *Ghcb,\r
  IN     UINT32   EaxIn,\r
  IN     UINT32   EcxIn,\r
  IN     UINT64   XCr0,\r
  IN OUT UINT32   *Eax,\r
  IN OUT UINT32   *Ebx,\r
  IN OUT UINT32   *Ecx,\r
  IN OUT UINT32   *Edx,\r
  IN OUT UINT64   *Status,\r
  IN OUT BOOLEAN  *Unsupported\r
  )\r
{\r
  SEV_SNP_CPUID_INFO  *CpuidInfo;\r
  BOOLEAN             Found;\r
  UINT32              Idx;\r
\r
  CpuidInfo = (SEV_SNP_CPUID_INFO *)(UINT64)PcdGet32 (PcdOvmfCpuidBase);\r
  Found     = FALSE;\r
\r
  for (Idx = 0; Idx < CpuidInfo->Count; Idx++) {\r
    SEV_SNP_CPUID_FUNCTION  *CpuidFn = &CpuidInfo->function[Idx];\r
\r
    if (CpuidFn->EaxIn != EaxIn) {\r
      continue;\r
    }\r
\r
    if (IsFunctionIndexed (CpuidFn->EaxIn) && (CpuidFn->EcxIn != EcxIn)) {\r
      continue;\r
    }\r
\r
    *Eax = CpuidFn->Eax;\r
    *Ebx = CpuidFn->Ebx;\r
    *Ecx = CpuidFn->Ecx;\r
    *Edx = CpuidFn->Edx;\r
\r
    Found = TRUE;\r
    break;\r
  }\r
\r
  if (!Found) {\r
    *Eax = *Ebx = *Ecx = *Edx = 0;\r
    goto Out;\r
  }\r
\r
  if (EaxIn == CPUID_VERSION_INFO) {\r
    IA32_CR4  Cr4;\r
    UINT32    Ebx2;\r
    UINT32    Edx2;\r
\r
    if (!GetCpuidHyp (\r
           Ghcb,\r
           EaxIn,\r
           EcxIn,\r
           XCr0,\r
           NULL,\r
           &Ebx2,\r
           NULL,\r
           &Edx2,\r
           Status,\r
           Unsupported\r
           ))\r
    {\r
      return FALSE;\r
    }\r
\r
    /* initial APIC ID */\r
    *Ebx = (*Ebx & 0x00FFFFFF) | (Ebx2 & 0xFF000000);\r
    /* APIC enabled bit */\r
    *Edx = (*Edx & ~BIT9) | (Edx2 & BIT9);\r
    /* OSXSAVE enabled bit */\r
    Cr4.UintN = AsmReadCr4 ();\r
    *Ecx      = (Cr4.Bits.OSXSAVE) ? (*Ecx & ~BIT27) | (*Ecx & BIT27)\r
                              : (*Ecx & ~BIT27);\r
  } else if (EaxIn == CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS) {\r
    IA32_CR4  Cr4;\r
\r
    Cr4.UintN = AsmReadCr4 ();\r
    /* OSPKE enabled bit */\r
    *Ecx = (Cr4.Bits.PKE) ? (*Ecx | BIT4) : (*Ecx & ~BIT4);\r
  } else if (EaxIn == CPUID_EXTENDED_TOPOLOGY) {\r
    if (!GetCpuidHyp (\r
           Ghcb,\r
           EaxIn,\r
           EcxIn,\r
           XCr0,\r
           NULL,\r
           NULL,\r
           NULL,\r
           Edx,\r
           Status,\r
           Unsupported\r
           ))\r
    {\r
      return FALSE;\r
    }\r
  } else if ((EaxIn == CPUID_EXTENDED_STATE) && ((EcxIn == 0) || (EcxIn == 1))) {\r
    MSR_IA32_XSS_REGISTER  XssMsr;\r
    BOOLEAN                Compacted;\r
    UINT32                 XSaveSize;\r
\r
    XssMsr.Uint64 = 0;\r
    Compacted     = FALSE;\r
    if (EcxIn == 1) {\r
      /*\r
       * The PPR and APM aren't clear on what size should be encoded in\r
       * 0xD:0x1:EBX when compaction is not enabled by either XSAVEC or\r
       * XSAVES, as these are generally fixed to 1 on real CPUs. Report\r
       * this undefined case as an error.\r
       */\r
      if (!(*Eax & (BIT3 | BIT1))) {\r
        /* (XSAVES | XSAVEC) */\r
        return FALSE;\r
      }\r
\r
      Compacted     = TRUE;\r
      XssMsr.Uint64 = AsmReadMsr64 (MSR_IA32_XSS);\r
    }\r
\r
    if (!GetCpuidXSaveSize (\r
           XCr0 | XssMsr.Uint64,\r
           *Ebx,\r
           &XSaveSize,\r
           Compacted\r
           ))\r
    {\r
      return FALSE;\r
    }\r
\r
    *Ebx = XSaveSize;\r
  } else if (EaxIn == 0x8000001E) {\r
    UINT32  Ebx2;\r
    UINT32  Ecx2;\r
\r
    /* extended APIC ID */\r
    if (!GetCpuidHyp (\r
           Ghcb,\r
           EaxIn,\r
           EcxIn,\r
           XCr0,\r
           Eax,\r
           &Ebx2,\r
           &Ecx2,\r
           NULL,\r
           Status,\r
           Unsupported\r
           ))\r
    {\r
      return FALSE;\r
    }\r
\r
    /* compute ID */\r
    *Ebx = (*Ebx & 0xFFFFFF00) | (Ebx2 & 0x000000FF);\r
    /* node ID */\r
    *Ecx = (*Ecx & 0xFFFFFF00) | (Ecx2 & 0x000000FF);\r
  }\r
\r
Out:\r
  *Status      = 0;\r
  *Unsupported = FALSE;\r
  return TRUE;\r
}\r
\r
/**\r
  Handle a CPUID event.\r
\r
  Use VMGEXIT instruction or CPUID table to handle a CPUID event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
CpuidExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  BOOLEAN  Unsupported;\r
  UINT64   Status;\r
  UINT32   EaxIn;\r
  UINT32   EcxIn;\r
  UINT64   XCr0;\r
  UINT32   Eax;\r
  UINT32   Ebx;\r
  UINT32   Ecx;\r
  UINT32   Edx;\r
\r
  EaxIn = (UINT32)(UINTN)Regs->Rax;\r
  EcxIn = (UINT32)(UINTN)Regs->Rcx;\r
\r
  if (EaxIn == CPUID_EXTENDED_STATE) {\r
    IA32_CR4  Cr4;\r
\r
    Cr4.UintN           = AsmReadCr4 ();\r
    Ghcb->SaveArea.XCr0 = (Cr4.Bits.OSXSAVE == 1) ? AsmXGetBv (0) : 1;\r
    XCr0                = (Cr4.Bits.OSXSAVE == 1) ? AsmXGetBv (0) : 1;\r
  }\r
\r
  if (SnpEnabled ()) {\r
    if (!GetCpuidFw (\r
           Ghcb,\r
           EaxIn,\r
           EcxIn,\r
           XCr0,\r
           &Eax,\r
           &Ebx,\r
           &Ecx,\r
           &Edx,\r
           &Status,\r
           &Unsupported\r
           ))\r
    {\r
      goto CpuidFail;\r
    }\r
  } else {\r
    if (!GetCpuidHyp (\r
           Ghcb,\r
           EaxIn,\r
           EcxIn,\r
           XCr0,\r
           &Eax,\r
           &Ebx,\r
           &Ecx,\r
           &Edx,\r
           &Status,\r
           &Unsupported\r
           ))\r
    {\r
      goto CpuidFail;\r
    }\r
  }\r
\r
  Regs->Rax = Eax;\r
  Regs->Rbx = Ebx;\r
  Regs->Rcx = Ecx;\r
  Regs->Rdx = Edx;\r
\r
  return 0;\r
\r
CpuidFail:\r
  if (Unsupported) {\r
    return UnsupportedExit (Ghcb, Regs, InstructionData);\r
  }\r
\r
  return Status;\r
}\r
\r
/**\r
  Handle a RDPMC event.\r
\r
  Use the VMGEXIT instruction to handle a RDPMC event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
RdpmcExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  UINT64  Status;\r
\r
  Ghcb->SaveArea.Rcx = Regs->Rcx;\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRcx);\r
\r
  Status = CcExitVmgExit (Ghcb, SVM_EXIT_RDPMC, 0, 0);\r
  if (Status != 0) {\r
    return Status;\r
  }\r
\r
  if (!CcExitVmgIsOffsetValid (Ghcb, GhcbRax) ||\r
      !CcExitVmgIsOffsetValid (Ghcb, GhcbRdx))\r
  {\r
    return UnsupportedExit (Ghcb, Regs, InstructionData);\r
  }\r
\r
  Regs->Rax = Ghcb->SaveArea.Rax;\r
  Regs->Rdx = Ghcb->SaveArea.Rdx;\r
\r
  return 0;\r
}\r
\r
/**\r
  Handle a RDTSC event.\r
\r
  Use the VMGEXIT instruction to handle a RDTSC event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
RdtscExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  UINT64  Status;\r
\r
  Status = CcExitVmgExit (Ghcb, SVM_EXIT_RDTSC, 0, 0);\r
  if (Status != 0) {\r
    return Status;\r
  }\r
\r
  if (!CcExitVmgIsOffsetValid (Ghcb, GhcbRax) ||\r
      !CcExitVmgIsOffsetValid (Ghcb, GhcbRdx))\r
  {\r
    return UnsupportedExit (Ghcb, Regs, InstructionData);\r
  }\r
\r
  Regs->Rax = Ghcb->SaveArea.Rax;\r
  Regs->Rdx = Ghcb->SaveArea.Rdx;\r
\r
  return 0;\r
}\r
\r
/**\r
  Handle a DR7 register write event.\r
\r
  Use the VMGEXIT instruction to handle a DR7 write event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
  @return                          New exception value to propagate\r
\r
**/\r
STATIC\r
UINT64\r
Dr7WriteExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  CC_INSTRUCTION_OPCODE_EXT  *Ext;\r
  SEV_ES_PER_CPU_DATA        *SevEsData;\r
  UINT64                     *Register;\r
  UINT64                     Status;\r
\r
  Ext       = &InstructionData->Ext;\r
  SevEsData = (SEV_ES_PER_CPU_DATA *)(Ghcb + 1);\r
\r
  CcDecodeModRm (Regs, InstructionData);\r
\r
  //\r
  // MOV DRn always treats MOD == 3 no matter how encoded\r
  //\r
  Register = CcGetRegisterPointer (Regs, Ext->ModRm.Rm);\r
\r
  //\r
  // Using a value of 0 for ExitInfo1 means RAX holds the value\r
  //\r
  Ghcb->SaveArea.Rax = *Register;\r
  CcExitVmgSetOffsetValid (Ghcb, GhcbRax);\r
\r
  Status = CcExitVmgExit (Ghcb, SVM_EXIT_DR7_WRITE, 0, 0);\r
  if (Status != 0) {\r
    return Status;\r
  }\r
\r
  SevEsData->Dr7       = *Register;\r
  SevEsData->Dr7Cached = 1;\r
\r
  return 0;\r
}\r
\r
/**\r
  Handle a DR7 register read event.\r
\r
  Use the VMGEXIT instruction to handle a DR7 read event.\r
\r
  @param[in, out] Ghcb             Pointer to the Guest-Hypervisor Communication\r
                                   Block\r
  @param[in, out] Regs             x64 processor context\r
  @param[in]      InstructionData  Instruction parsing context\r
\r
  @retval 0                        Event handled successfully\r
\r
**/\r
STATIC\r
UINT64\r
Dr7ReadExit (\r
  IN OUT GHCB                    *Ghcb,\r
  IN OUT EFI_SYSTEM_CONTEXT_X64  *Regs,\r
  IN     CC_INSTRUCTION_DATA     *InstructionData\r
  )\r
{\r
  CC_INSTRUCTION_OPCODE_EXT  *Ext;\r
  SEV_ES_PER_CPU_DATA        *SevEsData;\r
  UINT64                     *Register;\r
\r
  Ext       = &InstructionData->Ext;\r
  SevEsData = (SEV_ES_PER_CPU_DATA *)(Ghcb + 1);\r
\r
  CcDecodeModRm (Regs, InstructionData);\r
\r
  //\r
  // MOV DRn always treats MOD == 3 no matter how encoded\r
  //\r
  Register = CcGetRegisterPointer (Regs, Ext->ModRm.Rm);\r
\r
  //\r
  // If there is a cached valued for DR7, return that. Otherwise return the\r
  // DR7 standard reset value of 0x400 (no debug breakpoints set).\r
  //\r
  *Register = (SevEsData->Dr7Cached == 1) ? SevEsData->Dr7 : 0x400;\r
\r
  return 0;\r
}\r
\r
/**\r
  Handle a #VC exception.\r
\r
  Performs the necessary processing to handle a #VC exception.\r
\r
  @param[in, out]  Ghcb           Pointer to the GHCB\r
  @param[in, out]  ExceptionType  Pointer to an EFI_EXCEPTION_TYPE to be set\r
                                  as value to use on error.\r
  @param[in, out]  SystemContext  Pointer to EFI_SYSTEM_CONTEXT\r
\r
  @retval  EFI_SUCCESS            Exception handled\r
  @retval  EFI_UNSUPPORTED        #VC not supported, (new) exception value to\r
                                  propagate provided\r
  @retval  EFI_PROTOCOL_ERROR     #VC handling failed, (new) exception value to\r
                                  propagate provided\r
\r
**/\r
EFI_STATUS\r
EFIAPI\r
InternalVmgExitHandleVc (\r
  IN OUT GHCB                *Ghcb,\r
  IN OUT EFI_EXCEPTION_TYPE  *ExceptionType,\r
  IN OUT EFI_SYSTEM_CONTEXT  SystemContext\r
  )\r
{\r
  EFI_SYSTEM_CONTEXT_X64  *Regs;\r
  NAE_EXIT                NaeExit;\r
  CC_INSTRUCTION_DATA     InstructionData;\r
  UINT64                  ExitCode, Status;\r
  EFI_STATUS              VcRet;\r
  BOOLEAN                 InterruptState;\r
\r
  VcRet = EFI_SUCCESS;\r
\r
  Regs = SystemContext.SystemContextX64;\r
\r
  CcExitVmgInit (Ghcb, &InterruptState);\r
\r
  ExitCode = Regs->ExceptionData;\r
  switch (ExitCode) {\r
    case SVM_EXIT_DR7_READ:\r
      NaeExit = Dr7ReadExit;\r
      break;\r
\r
    case SVM_EXIT_DR7_WRITE:\r
      NaeExit = Dr7WriteExit;\r
      break;\r
\r
    case SVM_EXIT_RDTSC:\r
      NaeExit = RdtscExit;\r
      break;\r
\r
    case SVM_EXIT_RDPMC:\r
      NaeExit = RdpmcExit;\r
      break;\r
\r
    case SVM_EXIT_CPUID:\r
      NaeExit = CpuidExit;\r
      break;\r
\r
    case SVM_EXIT_INVD:\r
      NaeExit = InvdExit;\r
      break;\r
\r
    case SVM_EXIT_IOIO_PROT:\r
      NaeExit = IoioExit;\r
      break;\r
\r
    case SVM_EXIT_MSR:\r
      NaeExit = MsrExit;\r
      break;\r
\r
    case SVM_EXIT_VMMCALL:\r
      NaeExit = VmmCallExit;\r
      break;\r
\r
    case SVM_EXIT_RDTSCP:\r
      NaeExit = RdtscpExit;\r
      break;\r
\r
    case SVM_EXIT_WBINVD:\r
      NaeExit = WbinvdExit;\r
      break;\r
\r
    case SVM_EXIT_MONITOR:\r
      NaeExit = MonitorExit;\r
      break;\r
\r
    case SVM_EXIT_MWAIT:\r
      NaeExit = MwaitExit;\r
      break;\r
\r
    case SVM_EXIT_NPF:\r
      NaeExit = MmioExit;\r
      break;\r
\r
    default:\r
      NaeExit = UnsupportedExit;\r
  }\r
\r
  CcInitInstructionData (&InstructionData, Ghcb, Regs);\r
\r
  Status = NaeExit (Ghcb, Regs, &InstructionData);\r
  if (Status == 0) {\r
    Regs->Rip += CcInstructionLength (&InstructionData);\r
  } else {\r
    GHCB_EVENT_INJECTION  Event;\r
\r
    Event.Uint64 = Status;\r
    if (Event.Elements.ErrorCodeValid != 0) {\r
      Regs->ExceptionData = Event.Elements.ErrorCode;\r
    } else {\r
      Regs->ExceptionData = 0;\r
    }\r
\r
    *ExceptionType = Event.Elements.Vector;\r
\r
    VcRet = EFI_PROTOCOL_ERROR;\r
  }\r
\r
  CcExitVmgDone (Ghcb, InterruptState);\r
\r
  return VcRet;\r
}\r
\r
/**\r
  Routine to allow ASSERT from within #VC.\r
\r
  @param[in, out]  SevEsData  Pointer to the per-CPU data\r
\r
**/\r
VOID\r
EFIAPI\r
VmgExitIssueAssert (\r
  IN OUT SEV_ES_PER_CPU_DATA  *SevEsData\r
  )\r
{\r
  //\r
  // Progress will be halted, so set VcCount to allow for ASSERT output\r
  // to be seen.\r
  //\r
  SevEsData->VcCount = 0;\r
\r
  ASSERT (FALSE);\r
  CpuDeadLoop ();\r
}\r