]>
Commit | Line | Data |
---|---|---|
9b6bbcdb MK |
1 | ## @file\r |
2 | # Component description file for QNCInit driver.\r | |
3 | #\r | |
4 | # QNCInit driver implement QuarkNcSocId related drivers, includes:\r | |
5 | # PciHostBridge, PciExpress, SmmAccess driver and LegacyRegion driver.\r | |
6 | #\r | |
7 | # This driver mainly do full initialization for the QNC chipet includes:\r | |
8 | # 1. Initialize the PCI Express device.\r | |
9 | # 2. Initialize the PciHostBridge, and allocate the I/O and memory space from GCD service.\r | |
10 | # 3. Initialize the SmmAccess module and install EFI_SMM_ACCESS_PROTOCOL\r | |
11 | # 4. Initialize the LegacyRegion module, install EFI_LEGACY_REGION_PROTOCOL and set below 1M\r | |
12 | # memory attribute from MTRR.\r | |
13 | #\r | |
fda6abd6 | 14 | # Copyright (c) 2013 - 2018, Intel Corporation. All rights reserved.<BR>\r |
9b6bbcdb MK |
15 | #\r |
16 | # This program and the accompanying materials\r | |
17 | # are licensed and made available under the terms and conditions of the BSD License\r | |
18 | # which accompanies this distribution. The full text of the license may be found at\r | |
19 | # http://opensource.org/licenses/bsd-license.php\r | |
20 | #\r | |
21 | # THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r | |
22 | # WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r | |
23 | #\r | |
24 | ##\r | |
25 | \r | |
26 | [Defines]\r | |
27 | INF_VERSION = 0x00010005\r | |
28 | BASE_NAME = QNCInitDxe\r | |
29 | FILE_GUID = 74D3B506-EE9C-47ed-B749-41261401DA78\r | |
30 | MODULE_TYPE = DXE_DRIVER\r | |
31 | VERSION_STRING = 1.0\r | |
32 | ENTRY_POINT = QNCInit\r | |
33 | \r | |
34 | #\r | |
35 | # The following information is for reference only and not required by the build tools.\r | |
36 | #\r | |
fda6abd6 | 37 | # VALID_ARCHITECTURES = IA32 X64 EBC\r |
9b6bbcdb MK |
38 | #\r |
39 | \r | |
40 | [Sources]\r | |
41 | LegacyRegion.h\r | |
42 | LegacyRegion.c\r | |
43 | DxeQNCSmbus.c\r | |
44 | DxeQNCSmbus.h\r | |
45 | QNCSmbusExec.c\r | |
46 | QNCSmbus.h\r | |
47 | QNCInit.c\r | |
48 | QNCInit.h\r | |
49 | CommonHeader.h\r | |
50 | QNCRootPorts.c\r | |
51 | \r | |
52 | [Packages]\r | |
53 | MdePkg/MdePkg.dec\r | |
54 | UefiCpuPkg/UefiCpuPkg.dec\r | |
55 | QuarkSocPkg/QuarkSocPkg.dec\r | |
56 | \r | |
57 | [LibraryClasses]\r | |
58 | UefiDriverEntryPoint\r | |
59 | BaseLib\r | |
60 | UefiBootServicesTableLib\r | |
61 | DxeServicesTableLib\r | |
62 | BaseMemoryLib\r | |
63 | DebugLib\r | |
64 | PcdLib\r | |
65 | MtrrLib\r | |
66 | IoLib\r | |
67 | SmbusLib\r | |
68 | S3IoLib\r | |
69 | S3BootScriptLib\r | |
70 | IntelQNCLib\r | |
71 | QNCAccessLib\r | |
72 | \r | |
73 | [Protocols]\r | |
74 | gEfiLegacyRegion2ProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r | |
75 | gEfiSmbusHcProtocolGuid # PROTOCOL ALWAYS_PRODUCED\r | |
76 | gEfiQncS3SupportProtocolGuid # PROTOCOL ALWAYS_CONSUMED\r | |
77 | \r | |
78 | [FeaturePcd]\r | |
79 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddressFixed\r | |
80 | \r | |
81 | [FixedPcd]\r | |
82 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdIoApicBaseAddress\r | |
83 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdIoApicSize\r | |
84 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdHpetBaseAddress\r | |
85 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdHpetSize\r | |
86 | \r | |
87 | [Pcd]\r | |
88 | gUefiCpuPkgTokenSpaceGuid.PcdCpuApStackSize ## CONSUMES\r | |
89 | gUefiCpuPkgTokenSpaceGuid.PcdCpuS3DataAddress|0x0|UINT64|0x60000010 ## PRODUCES\r | |
90 | gEfiMdePkgTokenSpaceGuid.PcdPciExpressBaseAddress ## CONSUMES\r | |
91 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdPciExpressSize ## CONSUMES\r | |
92 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdSmbaIoBaseAddress\r | |
93 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdDeviceEnables\r | |
94 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdPlatformSmbusAddrNum\r | |
95 | gEfiQuarkNcSocIdTokenSpaceGuid.PcdPlatformSmbusAddrTable\r | |
96 | \r | |
97 | [Depex]\r | |
98 | gEfiPlatformPolicyProtocolGuid AND gEfiQncS3SupportProtocolGuid\r |