]> git.proxmox.com Git - mirror_edk2.git/blame - Vlv2TbltDevicePkg/PlatformPkg.fdf
CorebootPayloadPkg: Use extra braces to prevent gcc compile fail
[mirror_edk2.git] / Vlv2TbltDevicePkg / PlatformPkg.fdf
CommitLineData
3cbfba02
DW
1#/** @file
2# FDF file of Platform.
3#
4# Copyright (c) 2008 - 2014, Intel Corporation. All rights reserved.<BR>
5#
6# This program and the accompanying materials are licensed and made available under
7# the terms and conditions of the BSD License that accompanies this distribution.
8# The full text of the license may be found at
9# http://opensource.org/licenses/bsd-license.php.
10#
11# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
12# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
13#
14#
15#**/
16
17[Defines]
18DEFINE FLASH_BASE = 0xFFD00000 #The base address of the 3Mb FLASH Device.
19DEFINE FLASH_SIZE = 0x00300000 #The flash size in bytes of the 3Mb FLASH Device.
20DEFINE FLASH_BLOCK_SIZE = 0x1000 #The block size in bytes of the 3Mb FLASH Device.
21DEFINE FLASH_NUM_BLOCKS = 0x300 #The number of blocks in 3Mb FLASH Device.
22DEFINE FLASH_AREA_BASE_ADDRESS = 0xFF800000
23DEFINE FLASH_AREA_SIZE = 0x00800000
24
25
26DEFINE FLASH_REGION_VPD_OFFSET = 0x00000000
27DEFINE FLASH_REGION_VPD_SIZE = 0x0003E000
28
29DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_OFFSET = 0x0003E000
30DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_SIZE = 0x00002000
31
32
33DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_OFFSET = 0x00040000
34DEFINE FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_SIZE = 0x00040000
35
36!if $(MINNOW2_FSP_BUILD) == TRUE
37DEFINE FLASH_REGION_FSPBIN_OFFSET = 0x000B0000
38DEFINE FLASH_REGION_FSPBIN_SIZE = 0x00048000
39DEFINE FLASH_REGION_FSPBIN_BASE = 0xFFDB0000
40
41DEFINE FLASH_REGION_AZALIABIN_OFFSET = 0x000F8000
42DEFINE FLASH_REGION_AZALIABIN_SIZE = 0x00008000
43DEFINE FLASH_REGION_AZALIABIN_BASE = 0xFFDF8000
44
45!endif
46
47DEFINE FLASH_REGION_VLVMICROCODE_OFFSET = 0x00100000
48DEFINE FLASH_REGION_VLVMICROCODE_SIZE = 0x00030000
49DEFINE FLASH_REGION_VLVMICROCODE_BASE = 0xFFE00000
50
51!if $(TARGET) == RELEASE
52DEFINE FLASH_REGION_FVMAIN_OFFSET = 0x00170000
53DEFINE FLASH_REGION_FVMAIN_SIZE = 0x0012d000
54!else
55!if $(SOURCE_DEBUG_ENABLE) == TRUE
56DEFINE FLASH_REGION_FVMAIN_OFFSET = 0x00130000
57DEFINE FLASH_REGION_FVMAIN_SIZE = 0x00176000
58!else
59DEFINE FLASH_REGION_FVMAIN_OFFSET = 0x00140000
60DEFINE FLASH_REGION_FVMAIN_SIZE = 0x00166000
61!endif
62!endif
63
64!if $(TARGET) == RELEASE
65DEFINE FLASH_REGION_FV_RECOVERY2_OFFSET = 0x0029d000
66DEFINE FLASH_REGION_FV_RECOVERY2_SIZE = 0x00021000
67
68DEFINE FLASH_REGION_FV_RECOVERY_OFFSET = 0x002D0000
69DEFINE FLASH_REGION_FV_RECOVERY_SIZE = 0x00030000
70!else
71
72!if $(SOURCE_DEBUG_ENABLE) == TRUE
73DEFINE FLASH_REGION_FV_RECOVERY2_OFFSET = 0x002A6000
74DEFINE FLASH_REGION_FV_RECOVERY2_SIZE = 0x0002D000
75!else
76DEFINE FLASH_REGION_FV_RECOVERY2_OFFSET = 0x002A6000
77DEFINE FLASH_REGION_FV_RECOVERY2_SIZE = 0x0002D000
78!endif
79
80
81DEFINE FLASH_REGION_FV_RECOVERY_OFFSET = 0x002D3000
82DEFINE FLASH_REGION_FV_RECOVERY_SIZE = 0x0002D000
83!endif
84
85################################################################################
86#
87# FD Section
88# The [FD] Section is made up of the definition statements and a
89# description of what goes into the Flash Device Image. Each FD section
90# defines one flash "device" image. A flash device image may be one of
91# the following: Removable media bootable image (like a boot floppy
92# image,) an Option ROM image (that would be "flashed" into an add-in
93# card,) a System "Flash" image (that would be burned into a system's
94# flash) or an Update ("Capsule") image that will be used to update and
95# existing system flash.
96#
97################################################################################
98[FD.Vlv]
99BaseAddress = $(FLASH_BASE)|gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress #The base address of the 3Mb FLASH Device.
100Size = $(FLASH_SIZE)|gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize #The flash size in bytes of the 3Mb FLASH Device.
101ErasePolarity = 1
102BlockSize = $(FLASH_BLOCK_SIZE) #The block size in bytes of the 3Mb FLASH Device.
103NumBlocks = $(FLASH_NUM_BLOCKS) #The number of blocks in 3Mb FLASH Device.
104
105#
106#Flash location override based on actual flash map
107#
108SET gPlatformModuleTokenSpaceGuid.PcdFlashAreaBaseAddress = $(FLASH_AREA_BASE_ADDRESS)
109SET gPlatformModuleTokenSpaceGuid.PcdFlashAreaSize = $(FLASH_AREA_SIZE)
110
111!if $(MINNOW2_FSP_BUILD) == TRUE
112# put below PCD value setting into dsc file
113#SET gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchAddress = $(FLASH_REGION_VLVMICROCODE_BASE)
114#SET gFspWrapperTokenSpaceGuid.PcdCpuMicrocodePatchRegionSize = $(FLASH_REGION_VLVMICROCODE_SIZE)
115#SET gFspWrapperTokenSpaceGuid.PcdFlashMicroCodeOffset = 0x60
116#SET gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheAddress = $(FLASH_AREA_BASE_ADDRESS)
117#SET gFspWrapperTokenSpaceGuid.PcdFlashCodeCacheSize = $(FLASH_AREA_SIZE)
118#SET gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase = $(FLASH_REGION_FSPBIN_BASE)
119#SET gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize = $(FLASH_REGION_FSPBIN_SIZE)
120
121!endif
122################################################################################
123#
124# Following are lists of FD Region layout which correspond to the locations of different
125# images within the flash device.
126#
127# Regions must be defined in ascending order and may not overlap.
128#
129# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by
130# the pipe "|" character, followed by the size of the region, also in hex with the leading
131# "0x" characters. Like:
132# Offset|Size
133# PcdOffsetCName|PcdSizeCName
134# RegionType <FV, DATA, or FILE>
135# Fv Size can be adjusted; FVMAIN_COMPACT can be reduced to 0x120000, and FV_RECOVERY can be enlarged to 0x80000
136#
137################################################################################
138$(FLASH_REGION_VPD_OFFSET)|$(FLASH_REGION_VPD_SIZE)
139gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize
140#NV_VARIABLE_STORE
141DATA = {
142 ## This is the EFI_FIRMWARE_VOLUME_HEADER
143 # ZeroVector []
144 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
145 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
146 # FileSystemGuid: gEfiSystemNvDataFvGuid =
147 # { 0xFFF12B8D, 0x7696, 0x4C8B, { 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50 }}
148 0x8D, 0x2B, 0xF1, 0xFF, 0x96, 0x76, 0x8B, 0x4C,
149 0xA9, 0x85, 0x27, 0x47, 0x07, 0x5B, 0x4F, 0x50,
150 # FvLength: 0x80000
151 0x00, 0x00, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00,
152 #Signature "_FVH" #Attributes
153 0x5f, 0x46, 0x56, 0x48, 0xff, 0xfe, 0x04, 0x00,
154 #HeaderLength #CheckSum #ExtHeaderOffset #Reserved #Revision
155 0x48, 0x00, 0x2A, 0x09, 0x00, 0x00, 0x00, 0x02,
156 #Blockmap[0]: 7 Blocks * 0x10000 Bytes / Block
157 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00,
158 #Blockmap[1]: End
159 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
160 ## This is the VARIABLE_STORE_HEADER
161!if $(SECURE_BOOT_ENABLE) == TRUE
162 #Signature: gEfiAuthenticatedVariableGuid =
163 # { 0xaaf32c78, 0x947b, 0x439a, { 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92 }}
164 0x78, 0x2c, 0xf3, 0xaa, 0x7b, 0x94, 0x9a, 0x43,
165 0xa1, 0x80, 0x2e, 0x14, 0x4e, 0xc3, 0x77, 0x92,
166!else
167 #Signature: gEfiVariableGuid =
168 # { 0xddcf3616, 0x3275, 0x4164, { 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d }}
169 0x16, 0x36, 0xcf, 0xdd, 0x75, 0x32, 0x64, 0x41,
170 0x98, 0xb6, 0xfe, 0x85, 0x70, 0x7f, 0xfe, 0x7d,
171!endif
172 #Size: 0x3E000 (gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableSize) - 0x48 (size of EFI_FIRMWARE_VOLUME_HEADER) = 0x03DFB8
173 # This can speed up the Variable Dispatch a bit.
174 0xB8, 0xDF, 0x03, 0x00,
175 #FORMATTED: 0x5A #HEALTHY: 0xFE #Reserved: UINT16 #Reserved1: UINT32
176 0x5A, 0xFE, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
177}
178
179
180$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_OFFSET)|$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_WORKING_SIZE)
181gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwWorkingSize
182#NV_FTW_WORKING
183DATA = {
184 # EFI_FAULT_TOLERANT_WORKING_BLOCK_HEADER->Signature = gEdkiiWorkingBlockSignatureGuid =
185 # { 0x9e58292b, 0x7c68, 0x497d, { 0xa0, 0xce, 0x65, 0x0, 0xfd, 0x9f, 0x1b, 0x95 }}
186 0x2B, 0x29, 0x58, 0x9E, 0x68, 0x7C, 0x7D, 0x49,
187 0xA0, 0xCE, 0x65, 0x0, 0xFD, 0x9F, 0x1B, 0x95,
188
189 # Crc:UINT32 #WorkingBlockValid:1, WorkingBlockInvalid:1, Reserved
190 0xE2, 0x33, 0xF2, 0x3, 0xFE, 0xFF, 0xFF, 0xFF,
191 # WriteQueueSize: UINT64 #Size: 0x2000 - 0x20 (FTW_WORKING_HEADER) = 0x1FE0
192 0xE0, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
193}
194
195$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_OFFSET)|$(FLASH_REGION_NVSTORAGE_SUBREGION_NV_FTW_SPARE_SIZE)
196gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareBase|gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageFtwSpareSize
197
198!if $(MINNOW2_FSP_BUILD) == TRUE
199
200 $(FLASH_REGION_FSPBIN_OFFSET)|$(FLASH_REGION_FSPBIN_SIZE)
201 gFspWrapperTokenSpaceGuid.PcdFlashFvFspBase|gFspWrapperTokenSpaceGuid.PcdFlashFvFspSize
202 FILE = Vlv2MiscBinariesPkg/FspBinary/FvFsp.bin
203
204
205 $(FLASH_REGION_AZALIABIN_OFFSET)|$(FLASH_REGION_AZALIABIN_SIZE)
206 FILE = Vlv2TbltDevicePkg/FspAzaliaConfigData/AzaliaConfig.bin
207
208!endif
209 #
210 # CPU Microcodes
211 #
212
213$(FLASH_REGION_VLVMICROCODE_OFFSET)|$(FLASH_REGION_VLVMICROCODE_SIZE)
214gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeAddress|gPlatformModuleTokenSpaceGuid.PcdFlashMicroCodeSize
215FV = MICROCODE_FV
216
217 #
218 # Main Block
219 #
220$(FLASH_REGION_FVMAIN_OFFSET)|$(FLASH_REGION_FVMAIN_SIZE)
221gPlatformModuleTokenSpaceGuid.PcdFlashFvMainBase|gPlatformModuleTokenSpaceGuid.PcdFlashFvMainSize
222FV = FVMAIN_COMPACT
223
224 #
225 # FV Recovery#2
226 #
227$(FLASH_REGION_FV_RECOVERY2_OFFSET)|$(FLASH_REGION_FV_RECOVERY2_SIZE)
228gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Base|gPlatformModuleTokenSpaceGuid.PcdFlashFvRecovery2Size
229FV = FVRECOVERY2
230
231 #
232 # FV Recovery
233 #
234$(FLASH_REGION_FV_RECOVERY_OFFSET)|$(FLASH_REGION_FV_RECOVERY_SIZE)
235gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoveryBase|gPlatformModuleTokenSpaceGuid.PcdFlashFvRecoverySize
236FV = FVRECOVERY
237
238################################################################################
239#
240# FV Section
241#
242# [FV] section is used to define what components or modules are placed within a flash
243# device file. This section also defines order the components and modules are positioned
244# within the image. The [FV] section consists of define statements, set statements and
245# module statements.
246#
247################################################################################
248[FV.MICROCODE_FV]
249BlockSize = $(FLASH_BLOCK_SIZE)
250FvAlignment = 16
251ERASE_POLARITY = 1
252MEMORY_MAPPED = TRUE
253STICKY_WRITE = TRUE
254LOCK_CAP = TRUE
255LOCK_STATUS = FALSE
256WRITE_DISABLED_CAP = TRUE
257WRITE_ENABLED_CAP = TRUE
258WRITE_STATUS = TRUE
259WRITE_LOCK_CAP = TRUE
260WRITE_LOCK_STATUS = TRUE
261READ_DISABLED_CAP = TRUE
262READ_ENABLED_CAP = TRUE
263READ_STATUS = TRUE
264READ_LOCK_CAP = TRUE
265READ_LOCK_STATUS = TRUE
266
267FILE RAW = 197DB236-F856-4924-90F8-CDF12FB875F3 {
268 $(OUTPUT_DIRECTORY)\$(TARGET)_$(TOOL_CHAIN_TAG)\$(DXE_ARCHITECTURE)\MicrocodeUpdates.bin
269}
270
271################################################################################
272#
273# FV Section
274#
275# [FV] section is used to define what components or modules are placed within a flash
276# device file. This section also defines order the components and modules are positioned
277# within the image. The [FV] section consists of define statements, set statements and
278# module statements.
279#
280################################################################################
281[FV.FVRECOVERY2]
282BlockSize = $(FLASH_BLOCK_SIZE)
283FvAlignment = 16 #FV alignment and FV attributes setting.
284ERASE_POLARITY = 1
285MEMORY_MAPPED = TRUE
286STICKY_WRITE = TRUE
287LOCK_CAP = TRUE
288LOCK_STATUS = TRUE
289WRITE_DISABLED_CAP = TRUE
290WRITE_ENABLED_CAP = TRUE
291WRITE_STATUS = TRUE
292WRITE_LOCK_CAP = TRUE
293WRITE_LOCK_STATUS = TRUE
294READ_DISABLED_CAP = TRUE
295READ_ENABLED_CAP = TRUE
296READ_STATUS = TRUE
297READ_LOCK_CAP = TRUE
298READ_LOCK_STATUS = TRUE
299FvNameGuid = B73FE497-B92E-416e-8326-45AD0D270092
300
301
302
303INF $(PLATFORM_PACKAGE)/PlatformInitPei/PlatformInitPei.inf
304
305!if $(MINNOW2_FSP_BUILD) == FALSE
306INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSmbusArpDisabled.inf
307INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/VlvInitPeim.inf
308INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchInitPeim.inf
309INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchSpiPeim.inf
310INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmAccess.inf
311INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PeiSmmControl.inf
312INF UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf
313INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MpS3.inf
314INF EdkCompatibilityPkg/Compatibility/AcpiVariableHobOnSmramReserveHobThunk/AcpiVariableHobOnSmramReserveHobThunk.inf
315!endif
316
317INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PiSmmCommunicationPei.inf
318!if $(TPM_ENABLED) == TRUE
319INF SecurityPkg/Tcg/TrEEConfig/TrEEConfigPei.inf
320INF SecurityPkg/Tcg/TcgPei/TcgPei.inf
321INF SecurityPkg/Tcg/PhysicalPresencePei/PhysicalPresencePei.inf
322!endif
323INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf
324
325!if $(ACPI50_ENABLE) == TRUE
326 INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTablePei/FirmwarePerformancePei.inf
327!endif
328!if $(PERFORMANCE_ENABLE) == TRUE
329INF MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf
330!endif
331
332[FV.FVRECOVERY]
333BlockSize = $(FLASH_BLOCK_SIZE)
334FvAlignment = 16 #FV alignment and FV attributes setting.
335ERASE_POLARITY = 1
336MEMORY_MAPPED = TRUE
337STICKY_WRITE = TRUE
338LOCK_CAP = TRUE
339LOCK_STATUS = TRUE
340WRITE_DISABLED_CAP = TRUE
341WRITE_ENABLED_CAP = TRUE
342WRITE_STATUS = TRUE
343WRITE_LOCK_CAP = TRUE
344WRITE_LOCK_STATUS = TRUE
345READ_DISABLED_CAP = TRUE
346READ_ENABLED_CAP = TRUE
347READ_STATUS = TRUE
348READ_LOCK_CAP = TRUE
349READ_LOCK_STATUS = TRUE
350FvNameGuid = B73FE497-B92E-416e-8326-45AD0D270091
351
352
353!if $(MINNOW2_FSP_BUILD) == TRUE
354INF IntelFspWrapperPkg/FspWrapperSecCore/FspWrapperSecCore.inf
355!else
356INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SecCore.inf
357!endif
358
359INF MdeModulePkg/Core/Pei/PeiMain.inf
360!if $(MINNOW2_FSP_BUILD) == TRUE
361INF Vlv2TbltDevicePkg/FspSupport/BootModePei/BootModePei.inf
362INF IntelFspWrapperPkg/FspInitPei/FspInitPei.inf
363!endif
364INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/CpuPeim.inf
365INF MdeModulePkg/Universal/FaultTolerantWritePei/FaultTolerantWritePei.inf
366!if $(SECURE_BOOT_ENABLE) == TRUE
367INF SecurityPkg/VariableAuthenticated/Pei/VariablePei.inf
368!else
369INF MdeModulePkg/Universal/Variable/Pei/VariablePei.inf
370!endif
371
372INF $(PLATFORM_PACKAGE)/PlatformPei/PlatformPei.inf
373
374!if $(MINNOW2_FSP_BUILD) == FALSE
375INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/SeCUma.inf
376!endif
377
378!if $(SOURCE_DEBUG_ENABLE) == TRUE
379 INF SourceLevelDebugPkg/DebugAgentPei/DebugAgentPei.inf
380!endif
381
382
383!if $(CAPSULE_ENABLE) == TRUE
384INF MdeModulePkg/Universal/CapsulePei/CapsulePei.inf
385INF MdeModulePkg/Universal/CapsulePei/CapsuleX64.inf
386!endif
387
388!if $(MINNOW2_FSP_BUILD) == FALSE
389!if $(PCIESC_ENABLE) == TRUE
390INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/PchEarlyInitPeim.inf
391!endif
392INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/IA32/MemoryInit.inf
393!endif
394
395INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf
396
397[FV.FVMAIN]
398BlockSize = $(FLASH_BLOCK_SIZE)
399FvAlignment = 16
400ERASE_POLARITY = 1
401MEMORY_MAPPED = TRUE
402STICKY_WRITE = TRUE
403LOCK_CAP = TRUE
404LOCK_STATUS = TRUE
405WRITE_DISABLED_CAP = TRUE
406WRITE_ENABLED_CAP = TRUE
407WRITE_STATUS = TRUE
408WRITE_LOCK_CAP = TRUE
409WRITE_LOCK_STATUS = TRUE
410READ_DISABLED_CAP = TRUE
411READ_ENABLED_CAP = TRUE
412READ_STATUS = TRUE
413READ_LOCK_CAP = TRUE
414READ_LOCK_STATUS = TRUE
415FvNameGuid = A881D567-6CB0-4eee-8435-2E72D33E45B5
416
417APRIORI DXE {
418 INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf
419 INF MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf
420 INF MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf
421 }
422
423FILE FREEFORM = C3E36D09-8294-4b97-A857-D5288FE33E28 {
424 SECTION RAW = $(OUTPUT_DIRECTORY)/$(TARGET)_$(TOOL_CHAIN_TAG)/$(DXE_ARCHITECTURE)/BiosId.bin
425 }
426
427 #
428 # EDK II Related Platform codes
429 #
430
431 !if $(MINNOW2_FSP_BUILD) == TRUE
432 INF IntelFspWrapperPkg/FspNotifyDxe/FspNotifyDxe.inf
433 !endif
434
435INF MdeModulePkg/Core/Dxe/DxeMain.inf
436INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf
437!if $(ACPI50_ENABLE) == TRUE
438INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableDxe/FirmwarePerformanceDxe.inf
439INF MdeModulePkg/Universal/Acpi/FirmwarePerformanceDataTableSmm/FirmwarePerformanceSmm.inf
440!endif
441
442
443INF IntelFrameworkModulePkg/Universal/CpuIoDxe/CpuIoDxe.inf
444INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf
445INF MdeModulePkg/Universal/ReportStatusCodeRouter/RuntimeDxe/ReportStatusCodeRouterRuntimeDxe.inf
446INF MdeModulePkg/Universal/StatusCodeHandler/RuntimeDxe/StatusCodeHandlerRuntimeDxe.inf
447INF MdeModulePkg/Universal/ReportStatusCodeRouter/Smm/ReportStatusCodeRouterSmm.inf
448INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf
449INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MpCpu.inf
450INF $(PLATFORM_PACKAGE)/Metronome/Metronome.inf
451INF IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf
452INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf
453INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf
454INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf
455INF IntelFrameworkModulePkg/Universal/Acpi/AcpiS3SaveDxe/AcpiS3SaveDxe.inf
456
457!if $(SECURE_BOOT_ENABLE)
458INF SecurityPkg/VariableAuthenticated/RuntimeDxe/VariableSmmRuntimeDxe.inf
459INF SecurityPkg/VariableAuthenticated/RuntimeDxe/VariableSmm.inf
460INF $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbSmm.inf
461INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf
462INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiSmm.inf
463INF SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf
464!else
465INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmmRuntimeDxe.inf
466INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.inf
467INF $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbSmm.inf
468INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteSmm.inf
469INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiSmm.inf
470!endif
471
472INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf
473
474INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf
475INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf
476INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf
477INF $(PLATFORM_PACKAGE)/FvbRuntimeDxe/FvbRuntimeDxe.inf
478
479
480INF $(PLATFORM_PACKAGE)/PlatformSetupDxe/PlatformSetupDxe.inf
481
482!if $(DATAHUB_ENABLE) == TRUE
483INF IntelFrameworkModulePkg/Universal/DataHubDxe/DataHubDxe.inf
484!endif
485INF IntelFrameworkModulePkg/Universal/StatusCode/DatahubStatusCodeHandlerDxe/DatahubStatusCodeHandlerDxe.inf
486INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf
487
488INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/Dptf.inf
489
490 #
491 # EDK II Related Silicon codes
492 #
493INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchS3SupportDxe.inf
494
495!if $(USE_HPET_TIMER) == TRUE
496INF PcAtChipsetPkg/HpetTimerDxe/HpetTimerDxe.inf
497!else
498INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmartTimer.inf
499!endif
500INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmControl.inf
501
502INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmbusDxe.inf
503
504INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/IntelPchLegacyInterrupt.inf
505INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchReset.inf
506
507!if $(MINNOW2_FSP_BUILD) == FALSE
508INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchInitDxe.inf
509!endif
510INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSmiDispatcher.inf
511!if $(PCIESC_ENABLE) == TRUE
512INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPcieSmm.inf
513!endif
514
515INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchSpiRuntime.inf
516INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchPolicyInitDxe.inf
517INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PchBiosWriteProtect.inf
518INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmmAccess.inf
519INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PciHostBridge.inf
520!if $(MINNOW2_FSP_BUILD) == FALSE
521INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/VlvInitDxe.inf
522!else
523INF IntelFrameworkModulePkg/Universal/LegacyRegionDxe/LegacyRegionDxe.inf
524INF Vlv2TbltDevicePkg/VlvPlatformInitDxe/VlvPlatformInitDxe.inf
525!endif
526!if $(TPM_ENABLED) == TRUE
527INF SecurityPkg/Tcg/TcgConfigDxe/TcgConfigDxe.inf
528INF SecurityPkg/Tcg/TcgDxe/TcgDxe.inf
529INF RuleOverride = DRIVER_ACPITABLE SecurityPkg/Tcg/TcgSmm/TcgSmm.inf
530!endif
531
532#
533# EDK II Related Platform codes
534#
535INF $(PLATFORM_PACKAGE)/PlatformSmm/PlatformSmm.inf
536INF $(PLATFORM_PACKAGE)/PlatformInfoDxe/PlatformInfoDxe.inf
537INF $(PLATFORM_PACKAGE)/PlatformCpuInfoDxe/PlatformCpuInfoDxe.inf
538INF $(PLATFORM_PACKAGE)/PlatformDxe/PlatformDxe.inf
539INF $(PLATFORM_PACKAGE)/PciPlatform/PciPlatform.inf
540INF $(PLATFORM_PACKAGE)/SaveMemoryConfig/SaveMemoryConfig.inf
541INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PlatformCpuPolicy.inf
542INF $(PLATFORM_PACKAGE)/PpmPolicy/PpmPolicy.inf
543INF $(PLATFORM_PACKAGE)/SmramSaveInfoHandlerSmm/SmramSaveInfoHandlerSmm.inf
544!if $(GOP_DRIVER_ENABLE) == TRUE
545 INF $(PLATFORM_PACKAGE)/PlatformGopPolicy/PlatformGopPolicy.inf
546 FILE DRIVER = FF0C8745-3270-4439-B74F-3E45F8C77064 {
547 SECTION DXE_DEPEX_EXP = {gPlatformGOPPolicyGuid}
548 SECTION PE32 = Vlv2MiscBinariesPkg/GOP/7.2.1011/RELEASE_VS2008x86/$(DXE_ARCHITECTURE)/IntelGopDriver.efi
549 SECTION UI = "IntelGopDriver"
550}
551!endif
552
553INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PnpDxe.inf
554 #
555 # SMM
556 #
557INF MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf
558INF MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf
559INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PiSmmCpuDxeSmm.inf
560
561INF UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf
562INF MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf
563INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PiSmmCommunicationSmm.inf
564INF $(PLATFORM_PACKAGE)/SmmSwDispatch2OnSmmSwDispatchThunk/SmmSwDispatch2OnSmmSwDispatchThunk.inf
565INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/PowerManagement2.inf
566# INF Vlv2DeviceRefCodePkg/ValleyView2Soc/CPU/Dts/Smm/DigitalThermalSensor.inf
567 #
568 # ACPI
569 #
570INF MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf
571INF $(PLATFORM_PACKAGE)/BootScriptSaveDxe/BootScriptSaveDxe.inf
572INF IntelFrameworkModulePkg/Universal/Acpi/AcpiSupportDxe/AcpiSupportDxe.inf
573INF RuleOverride = ACPITABLE2 Vlv2DeviceRefCodePkg/ValleyView2Soc/CPU/PowerManagement/AcpiTables/PowerManagementAcpiTables.inf
574
575INF RuleOverride = ACPITABLE $(PLATFORM_RC_PACKAGE)/AcpiTablesPCAT/AcpiTables.inf
576
577INF $(PLATFORM_PACKAGE)/AcpiPlatform/AcpiPlatform.inf
578
579 #
580 # PCI
581 #
582INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf
583
584INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/ISPDxe.inf
585
586
587#
588# ISA
589#
590INF $(PLATFORM_PACKAGE)/Wpce791/Wpce791.inf
591INF IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf
592INF IntelFrameworkModulePkg/Bus/Isa/IsaIoDxe/IsaIoDxe.inf
593!if $(SOURCE_DEBUG_ENABLE) != TRUE
594INF IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf
595!endif
1b354b08
TH
596#INF IntelFrameworkModulePkg/Bus/Isa/Ps2MouseDxe/Ps2MouseDxe.inf
597#INF IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf
3cbfba02
DW
598
599#
600# SDIO
601#
602INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcHost.inf
603INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/MmcMediaDevice.inf
604#
605# IDE/SCSI/AHCI
606#
607INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf
608
609INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf
610
611INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf
612!if $(SATA_ENABLE) == TRUE
613INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SataController.inf
614#
615
616#
617INF MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf
618INF MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf
619!if $(SCSI_ENABLE) == TRUE
620INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf
621INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf
622!endif
623#
624!endif
625# Console
626#
627INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf
c7d161de 628INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf
3cbfba02
DW
629INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf
630INF IntelFrameworkModulePkg/Universal/Console/VgaClassDxe/VgaClassDxe.inf
631INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf
632INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf
633INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf
634INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf
635 #
636 # USB
637 #
638!if $(USB_ENABLE) == TRUE
639INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf
640INF MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf
641INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf
642INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf
643INF MdeModulePkg/Bus/Usb/UsbMouseDxe/UsbMouseDxe.inf
644INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf
645INF MdeModulePkg/Bus/Pci/XhciDxe/XhciDxe.inf
646!endif
647
648 #
649 # ECP
650 #
651INF EdkCompatibilityPkg/Compatibility/LegacyRegion2OnLegacyRegionThunk/LegacyRegion2OnLegacyRegionThunk.inf
652INF EdkCompatibilityPkg/Compatibility/SmmBaseOnSmmBase2Thunk/SmmBaseOnSmmBase2Thunk.inf
653INF EdkCompatibilityPkg/Compatibility/SmmBaseHelper/SmmBaseHelper.inf
654INF EdkCompatibilityPkg/Compatibility/SmmAccess2OnSmmAccessThunk/SmmAccess2OnSmmAccessThunk.inf
655INF EdkCompatibilityPkg/Compatibility/SmmControl2OnSmmControlThunk/SmmControl2OnSmmControlThunk.inf
656INF EdkCompatibilityPkg/Compatibility/FvOnFv2Thunk/FvOnFv2Thunk.inf
657 #
658 # SMBIOS
659 #
660INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf
661INF $(PLATFORM_PACKAGE)/SmBiosMiscDxe/SmBiosMiscDxe.inf
662
663INF RuleOverride = BINARY $(PLATFORM_BINARY_PACKAGE)/$(DXE_ARCHITECTURE)$(TARGET)/$(DXE_ARCHITECTURE)/SmbiosMemory.inf
664
665 #
666 # Legacy Modules
667 #
668INF PcAtChipsetPkg/8259InterruptControllerDxe/8259.inf
669
670#
671# FAT file system
672#
673FILE DRIVER = 961578FE-B6B7-44c3-AF35-6BC705CD2B1F {
674 SECTION PE32 = FatBinPkg/EnhancedFatDxe/$(EDK_DXE_ARCHITECTURE)/Fat.efi
675 }
676#
677# UEFI Shell
678#
679FILE APPLICATION = PCD(gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdShellFile) {
680 SECTION PE32 = EdkShellBinPkg/FullShell/$(EDK_DXE_ARCHITECTURE)/Shell_Full.efi
681 }
682
683
684
685!if $(GOP_DRIVER_ENABLE) == TRUE
686FILE FREEFORM = 878AC2CC-5343-46F2-B563-51F89DAF56BA {
687 SECTION RAW = Vlv2MiscBinariesPkg/GOP/7.2.1011/VBT/MNW2/Vbt.bin
688 SECTION UI = "IntelGopVbt"
689}
690!endif
691
692#
693# Network Modules
694#
695!if $(NETWORK_ENABLE) == TRUE
696 FILE DRIVER = 22DE1691-D65D-456a-993E-A253DD1F308C {
697 SECTION PE32 = Vlv2MiscBinariesPkg/UNDI/RtkUndiDxe/$(DXE_ARCHITECTURE)/RtkUndiDxe.efi
698 SECTION UI = "UNDI"
699 }
700 INF MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf
701 INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf
702 INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf
703 INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf
704 INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf
705 INF MdeModulePkg/Universal/Network/Ip4ConfigDxe/Ip4ConfigDxe.inf
706 INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf
707 INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf
708 INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf
709 !if $(NETWORK_IP6_ENABLE) == TRUE
710 INF NetworkPkg/Ip6Dxe/Ip6Dxe.inf
711 INF NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf
712 INF NetworkPkg/IpSecDxe/IpSecDxe.inf
713 INF NetworkPkg/Udp6Dxe/Udp6Dxe.inf
714 INF NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf
715 !endif
716 !if $(NETWORK_IP6_ENABLE) == TRUE
717 INF NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf
718 INF NetworkPkg/TcpDxe/TcpDxe.inf
719 !else
720 INF MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf
721 INF MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf
722 !endif
723 !if $(NETWORK_VLAN_ENABLE) == TRUE
724 INF MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf
725 !endif
726 !if $(NETWORK_ISCSI_ENABLE) == TRUE
727 !if $(NETWORK_IP6_ENABLE) == TRUE
728 INF NetworkPkg/IScsiDxe/IScsiDxe.inf
729 !else
730 INF MdeModulePkg/Universal/Network/IScsiDxe/IScsiDxe.inf
731 !endif
732 !endif
733!endif
734
735[FV.FVMAIN_COMPACT]
736BlockSize = $(FLASH_BLOCK_SIZE)
737FvAlignment = 16
738ERASE_POLARITY = 1
739MEMORY_MAPPED = TRUE
740STICKY_WRITE = TRUE
741LOCK_CAP = TRUE
742LOCK_STATUS = TRUE
743WRITE_DISABLED_CAP = TRUE
744WRITE_ENABLED_CAP = TRUE
745WRITE_STATUS = TRUE
746WRITE_LOCK_CAP = TRUE
747WRITE_LOCK_STATUS = TRUE
748READ_DISABLED_CAP = TRUE
749READ_ENABLED_CAP = TRUE
750READ_STATUS = TRUE
751READ_LOCK_CAP = TRUE
752READ_LOCK_STATUS = TRUE
753
754
755
756FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {
757!if $(LZMA_ENABLE) == TRUE
758# LZMA Compress
759 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {
760 SECTION FV_IMAGE = FVMAIN
761 }
762!else
763!if $(DXE_COMPRESS_ENABLE) == TRUE
764# Tiano Compress
765 SECTION GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE {
766 SECTION FV_IMAGE = FVMAIN
767 }
768!else
769# No Compress
770 SECTION COMPRESS PI_NONE {
771 SECTION FV_IMAGE = FVMAIN
772 }
773!endif
774!endif
775 }
776
777[FV.SETUP_DATA]
778BlockSize = $(FLASH_BLOCK_SIZE)
779#NumBlocks = 0x10
780FvAlignment = 16
781ERASE_POLARITY = 1
782MEMORY_MAPPED = TRUE
783STICKY_WRITE = TRUE
784LOCK_CAP = TRUE
785LOCK_STATUS = TRUE
786WRITE_DISABLED_CAP = TRUE
787WRITE_ENABLED_CAP = TRUE
788WRITE_STATUS = TRUE
789WRITE_LOCK_CAP = TRUE
790WRITE_LOCK_STATUS = TRUE
791READ_DISABLED_CAP = TRUE
792READ_ENABLED_CAP = TRUE
793READ_STATUS = TRUE
794READ_LOCK_CAP = TRUE
795READ_LOCK_STATUS = TRUE
796
797
798[FV.Update_Data]
799BlockSize = $(FLASH_BLOCK_SIZE)
800FvAlignment = 16
801ERASE_POLARITY = 1
802MEMORY_MAPPED = TRUE
803STICKY_WRITE = TRUE
804LOCK_CAP = TRUE
805LOCK_STATUS = TRUE
806WRITE_DISABLED_CAP = TRUE
807WRITE_ENABLED_CAP = TRUE
808WRITE_STATUS = TRUE
809WRITE_LOCK_CAP = TRUE
810WRITE_LOCK_STATUS = TRUE
811READ_DISABLED_CAP = TRUE
812READ_ENABLED_CAP = TRUE
813READ_STATUS = TRUE
814READ_LOCK_CAP = TRUE
815READ_LOCK_STATUS = TRUE
816
817FILE RAW = 88888888-8888-8888-8888-888888888888 {
818 FD = Vlv
819 }
820
821[FV.BiosUpdateCargo]
822BlockSize = $(FLASH_BLOCK_SIZE)
823FvAlignment = 16
824ERASE_POLARITY = 1
825MEMORY_MAPPED = TRUE
826STICKY_WRITE = TRUE
827LOCK_CAP = TRUE
828LOCK_STATUS = TRUE
829WRITE_DISABLED_CAP = TRUE
830WRITE_ENABLED_CAP = TRUE
831WRITE_STATUS = TRUE
832WRITE_LOCK_CAP = TRUE
833WRITE_LOCK_STATUS = TRUE
834READ_DISABLED_CAP = TRUE
835READ_ENABLED_CAP = TRUE
836READ_STATUS = TRUE
837READ_LOCK_CAP = TRUE
838READ_LOCK_STATUS = TRUE
839
840
841
842[FV.BiosUpdate]
843BlockSize = $(FLASH_BLOCK_SIZE)
844FvAlignment = 16
845ERASE_POLARITY = 1
846MEMORY_MAPPED = TRUE
847STICKY_WRITE = TRUE
848LOCK_CAP = TRUE
849LOCK_STATUS = TRUE
850WRITE_DISABLED_CAP = TRUE
851WRITE_ENABLED_CAP = TRUE
852WRITE_STATUS = TRUE
853WRITE_LOCK_CAP = TRUE
854WRITE_LOCK_STATUS = TRUE
855READ_DISABLED_CAP = TRUE
856READ_ENABLED_CAP = TRUE
857READ_STATUS = TRUE
858READ_LOCK_CAP = TRUE
859READ_LOCK_STATUS = TRUE
860
861[Capsule.Capsule_Boot]
862#
863# gEfiCapsuleGuid supported by platform
864# { 0x3B6686BD, 0x0D76, 0x4030, { 0xB7, 0x0E, 0xB5, 0x51, 0x9E, 0x2F, 0xC5, 0xA0 }}
865#
866CAPSULE_GUID = 3B6686BD-0D76-4030-B70E-B5519E2FC5A0
867CAPSULE_FLAGS = PersistAcrossReset
868CAPSULE_HEADER_SIZE = 0x20
869
870FV = BiosUpdate
871
872[Capsule.Capsule_Reset]
873#
874# gEfiCapsuleGuid supported by platform
875# { 0x3B6686BD, 0x0D76, 0x4030, { 0xB7, 0x0E, 0xB5, 0x51, 0x9E, 0x2F, 0xC5, 0xA0 }}
876#
877CAPSULE_GUID = 3B6686BD-0D76-4030-B70E-B5519E2FC5A0
878CAPSULE_FLAGS = PersistAcrossReset
879CAPSULE_HEADER_SIZE = 0x20
880
881FV = BiosUpdate
882
883################################################################################
884#
885# Rules are use with the [FV] section's module INF type to define
886# how an FFS file is created for a given INF file. The following Rule are the default
887# rules for the different module type. User can add the customized rules to define the
888# content of the FFS file.
889#
890################################################################################
891[Rule.Common.SEC]
892 FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {
893 PE32 PE32 Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi
894 RAW BIN Align = 16 |.com
895 }
896
897[Rule.Common.SEC.BINARY]
898 FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {
899 PE32 PE32 Align = 8 |.efi
900 RAW BIN Align = 16 |.com
901 }
902
903[Rule.Common.PEI_CORE]
904 FILE PEI_CORE = $(NAMED_GUID) {
905 PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi
906 UI STRING="$(MODULE_NAME)" Optional
907 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
908 }
909
910[Rule.Common.PEIM]
911 FILE PEIM = $(NAMED_GUID) {
912 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
913 PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi
914 UI STRING="$(MODULE_NAME)" Optional
915 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
916 }
917
918[Rule.Common.PEIM.BINARY]
919 FILE PEIM = $(NAMED_GUID) {
920 PEI_DEPEX PEI_DEPEX Optional |.depex
921 PE32 PE32 Align = Auto |.efi
922 UI STRING="$(MODULE_NAME)" Optional
923 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
924 }
925
926[Rule.Common.PEIM.BIOSID]
927 FILE PEIM = $(NAMED_GUID) {
928 RAW BIN BiosId.bin
929 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
930 PE32 PE32 Align = Auto $(INF_OUTPUT)/$(MODULE_NAME).efi
931 UI STRING="$(MODULE_NAME)" Optional
932 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
933 }
934
935[Rule.Common.USER_DEFINED.APINIT]
936 FILE RAW = $(NAMED_GUID) Fixed Align=4K {
937 RAW SEC_BIN |.com
938 }
939#cjia 2011-07-21
940[Rule.Common.USER_DEFINED.LEGACY16]
941 FILE FREEFORM = $(NAMED_GUID) {
942 UI STRING="$(MODULE_NAME)" Optional
943 RAW BIN |.bin
944 }
945#cjia
946
947[Rule.Common.USER_DEFINED.ASM16]
948 FILE FREEFORM = $(NAMED_GUID) {
949 UI STRING="$(MODULE_NAME)" Optional
950 RAW BIN |.com
951 }
952
953[Rule.Common.DXE_CORE]
954 FILE DXE_CORE = $(NAMED_GUID) {
955 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
956 UI STRING="$(MODULE_NAME)" Optional
957 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
958 }
959
960[Rule.Common.UEFI_DRIVER]
961 FILE DRIVER = $(NAMED_GUID) {
962 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
963 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
964 UI STRING="$(MODULE_NAME)" Optional
965 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
966 }
967
968[Rule.Common.UEFI_DRIVER.BINARY]
969 FILE DRIVER = $(NAMED_GUID) {
970 DXE_DEPEX DXE_DEPEX Optional |.depex
971 PE32 PE32 |.efi
972 UI STRING="$(MODULE_NAME)" Optional
973 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
974 }
975
976[Rule.Common.UEFI_DRIVER.NATIVE_BINARY]
977 FILE DRIVER = $(NAMED_GUID) {
978 DXE_DEPEX DXE_DEPEX Optional $(WORKSPACE)/$(PLATFORM_PACKAGE)/IntelGopDepex/IntelGopDriver.depex
979 PE32 PE32 |.efi
980 UI STRING="$(MODULE_NAME)" Optional
981 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
982 }
983
984[Rule.Common.DXE_DRIVER]
985 FILE DRIVER = $(NAMED_GUID) {
986 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
987 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
988 UI STRING="$(MODULE_NAME)" Optional
989 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
990 }
991
992[Rule.Common.DXE_DRIVER.BINARY]
993 FILE DRIVER = $(NAMED_GUID) {
994 DXE_DEPEX DXE_DEPEX Optional |.depex
995 PE32 PE32 |.efi
996 UI STRING="$(MODULE_NAME)" Optional
997 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
998 }
999
1000[Rule.Common.DXE_DRIVER.DRIVER_ACPITABLE]
1001 FILE DRIVER = $(NAMED_GUID) {
1002 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
1003 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1004 UI STRING="$(MODULE_NAME)" Optional
1005 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1006 RAW ACPI Optional |.acpi
1007 RAW ASL Optional |.aml
1008 }
1009
1010[Rule.Common.DXE_RUNTIME_DRIVER]
1011 FILE DRIVER = $(NAMED_GUID) {
1012 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
1013 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1014 UI STRING="$(MODULE_NAME)" Optional
1015 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1016 }
1017
1018[Rule.Common.DXE_RUNTIME_DRIVER.BINARY]
1019 FILE DRIVER = $(NAMED_GUID) {
1020 DXE_DEPEX DXE_DEPEX Optional |.depex
1021 PE32 PE32 |.efi
1022 UI STRING="$(MODULE_NAME)" Optional
1023 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1024 }
1025
1026[Rule.Common.DXE_SMM_DRIVER]
1027 FILE SMM = $(NAMED_GUID) {
1028 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
1029 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1030 UI STRING="$(MODULE_NAME)" Optional
1031 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1032 }
1033
1034[Rule.Common.DXE_SMM_DRIVER.BINARY]
1035 FILE SMM = $(NAMED_GUID) {
1036 SMM_DEPEX SMM_DEPEX |.depex
1037 PE32 PE32 |.efi
1038 UI STRING="$(MODULE_NAME)" Optional
1039 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1040 }
1041
1042[Rule.Common.DXE_SMM_DRIVER.DRIVER_ACPITABLE]
1043 FILE SMM = $(NAMED_GUID) {
1044 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
1045 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1046 UI STRING="$(MODULE_NAME)" Optional
1047 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1048 RAW ACPI Optional |.acpi
1049 RAW ASL Optional |.aml
1050 }
1051
1052[Rule.Common.SMM_CORE]
1053 FILE SMM_CORE = $(NAMED_GUID) {
1054 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
1055 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1056 UI STRING="$(MODULE_NAME)" Optional
1057 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1058 }
1059
1060[Rule.Common.SMM_CORE.BINARY]
1061 FILE SMM_CORE = $(NAMED_GUID) {
1062 DXE_DEPEX DXE_DEPEX Optional |.depex
1063 PE32 PE32 |.efi
1064 UI STRING="$(MODULE_NAME)" Optional
1065 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1066 }
1067
1068[Rule.Common.UEFI_APPLICATION]
1069 FILE APPLICATION = $(NAMED_GUID) {
1070 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
1071 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1072 UI STRING="$(MODULE_NAME)" Optional
1073 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1074 }
1075
1076[Rule.Common.UEFI_APPLICATION.UI]
1077 FILE APPLICATION = $(NAMED_GUID) {
1078 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
1079 UI STRING="Enter Setup"
1080 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
1081 }
1082
1083[Rule.Common.USER_DEFINED]
1084 FILE FREEFORM = $(NAMED_GUID) {
1085 UI STRING="$(MODULE_NAME)" Optional
1086 RAW BIN |.bin
1087 }
1088
1089[Rule.Common.USER_DEFINED.ACPITABLE]
1090 FILE FREEFORM = $(NAMED_GUID) {
1091 RAW ACPI Optional |.acpi
1092 RAW ASL Optional |.aml
1093 }
1094
1095[Rule.Common.USER_DEFINED.ACPITABLE2]
1096 FILE FREEFORM = $(NAMED_GUID) {
1097 RAW ASL Optional |.aml
1098 }
1099
1100[Rule.Common.ACPITABLE]
1101 FILE FREEFORM = $(NAMED_GUID) {
1102 RAW ACPI Optional |.acpi
1103 RAW ASL Optional |.aml
1104 }
1105