| | 1 | #------------------------------------------------------------------------------\r |
| | 2 | #\r |
| | 3 | # Copyright (c) 2011, ARM Limited. All rights reserved.\r |
| | 4 | # Copyright (c) 2016, Linaro Limited. All rights reserved.\r |
| | 5 | #\r |
| | 6 | # SPDX-License-Identifier: BSD-2-Clause-Patent\r |
| | 7 | #\r |
| | 8 | #------------------------------------------------------------------------------\r |
| | 9 | \r |
| | 10 | #include <AsmMacroIoLib.h>\r |
| | 11 | \r |
| | 12 | ASM_FUNC(ArmReadCntFrq)\r |
| | 13 | mrc p15, 0, r0, c14, c0, 0 @ Read CNTFRQ\r |
| | 14 | bx lr\r |
| | 15 | \r |
| | 16 | ASM_FUNC(ArmWriteCntFrq)\r |
| | 17 | mcr p15, 0, r0, c14, c0, 0 @ Write to CNTFRQ\r |
| | 18 | bx lr\r |
| | 19 | \r |
| | 20 | ASM_FUNC(ArmReadCntPct)\r |
| | 21 | mrrc p15, 0, r0, r1, c14 @ Read CNTPT (Physical counter register)\r |
| | 22 | bx lr\r |
| | 23 | \r |
| | 24 | ASM_FUNC(ArmReadCntkCtl)\r |
| | 25 | mrc p15, 0, r0, c14, c1, 0 @ Read CNTK_CTL (Timer PL1 Control Register)\r |
| | 26 | bx lr\r |
| | 27 | \r |
| | 28 | ASM_FUNC(ArmWriteCntkCtl)\r |
| | 29 | mcr p15, 0, r0, c14, c1, 0 @ Write to CNTK_CTL (Timer PL1 Control Register)\r |
| | 30 | bx lr\r |
| | 31 | \r |
| | 32 | ASM_FUNC(ArmReadCntpTval)\r |
| | 33 | mrc p15, 0, r0, c14, c2, 0 @ Read CNTP_TVAL (PL1 physical timer value register)\r |
| | 34 | bx lr\r |
| | 35 | \r |
| | 36 | ASM_FUNC(ArmWriteCntpTval)\r |
| | 37 | mcr p15, 0, r0, c14, c2, 0 @ Write to CNTP_TVAL (PL1 physical timer value register)\r |
| | 38 | bx lr\r |
| | 39 | \r |
| | 40 | ASM_FUNC(ArmReadCntpCtl)\r |
| | 41 | mrc p15, 0, r0, c14, c2, 1 @ Read CNTP_CTL (PL1 Physical Timer Control Register)\r |
| | 42 | bx lr\r |
| | 43 | \r |
| | 44 | ASM_FUNC(ArmWriteCntpCtl)\r |
| | 45 | mcr p15, 0, r0, c14, c2, 1 @ Write to CNTP_CTL (PL1 Physical Timer Control Register)\r |
| | 46 | bx lr\r |
| | 47 | \r |
| | 48 | ASM_FUNC(ArmReadCntvTval)\r |
| | 49 | mrc p15, 0, r0, c14, c3, 0 @ Read CNTV_TVAL (Virtual Timer Value register)\r |
| | 50 | bx lr\r |
| | 51 | \r |
| | 52 | ASM_FUNC(ArmWriteCntvTval)\r |
| | 53 | mcr p15, 0, r0, c14, c3, 0 @ Write to CNTV_TVAL (Virtual Timer Value register)\r |
| | 54 | bx lr\r |
| | 55 | \r |
| | 56 | ASM_FUNC(ArmReadCntvCtl)\r |
| | 57 | mrc p15, 0, r0, c14, c3, 1 @ Read CNTV_CTL (Virtual Timer Control Register)\r |
| | 58 | bx lr\r |
| | 59 | \r |
| | 60 | ASM_FUNC(ArmWriteCntvCtl)\r |
| | 61 | mcr p15, 0, r0, c14, c3, 1 @ Write to CNTV_CTL (Virtual Timer Control Register)\r |
| | 62 | bx lr\r |
| | 63 | \r |
| | 64 | ASM_FUNC(ArmReadCntvCt)\r |
| | 65 | mrrc p15, 1, r0, r1, c14 @ Read CNTVCT (Virtual Count Register)\r |
| | 66 | bx lr\r |
| | 67 | \r |
| | 68 | ASM_FUNC(ArmReadCntpCval)\r |
| | 69 | mrrc p15, 2, r0, r1, c14 @ Read CNTP_CTVAL (Physical Timer Compare Value Register)\r |
| | 70 | bx lr\r |
| | 71 | \r |
| | 72 | ASM_FUNC(ArmWriteCntpCval)\r |
| | 73 | mcrr p15, 2, r0, r1, c14 @ Write to CNTP_CTVAL (Physical Timer Compare Value Register)\r |
| | 74 | bx lr\r |
| | 75 | \r |
| | 76 | ASM_FUNC(ArmReadCntvCval)\r |
| | 77 | mrrc p15, 3, r0, r1, c14 @ Read CNTV_CTVAL (Virtual Timer Compare Value Register)\r |
| | 78 | bx lr\r |
| | 79 | \r |
| | 80 | ASM_FUNC(ArmWriteCntvCval)\r |
| | 81 | mcrr p15, 3, r0, r1, c14 @ write to CNTV_CTVAL (Virtual Timer Compare Value Register)\r |
| | 82 | bx lr\r |
| | 83 | \r |
| | 84 | ASM_FUNC(ArmReadCntvOff)\r |
| | 85 | mrrc p15, 4, r0, r1, c14 @ Read CNTVOFF (virtual Offset register)\r |
| | 86 | bx lr\r |
| | 87 | \r |
| | 88 | ASM_FUNC(ArmWriteCntvOff)\r |
| | 89 | mcrr p15, 4, r0, r1, c14 @ Write to CNTVOFF (Virtual Offset register)\r |
| | 90 | bx lr\r |
| | 91 | \r |
| | 92 | ASM_FUNCTION_REMOVE_IF_UNREFERENCED\r |
projects / mirror_edk2.git / blame_incremental