]>
Commit | Line | Data |
---|---|---|
1 | /** @file\r | |
2 | This file declares the SMBus definitions defined in SmBus Specifciation V2.0\r | |
3 | and defined in PI1.0 specification volume 5.\r | |
4 | \r | |
5 | Copyright (c) 2007 - 2008, Intel Corporation. All rights reserved.<BR>\r | |
6 | This program and the accompanying materials \r | |
7 | are licensed and made available under the terms and conditions of the BSD License \r | |
8 | which accompanies this distribution. The full text of the license may be found at \r | |
9 | http://opensource.org/licenses/bsd-license.php \r | |
10 | \r | |
11 | THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, \r | |
12 | WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. \r | |
13 | \r | |
14 | **/\r | |
15 | \r | |
16 | #ifndef _SMBUS_H_\r | |
17 | #define _SMBUS_H_\r | |
18 | \r | |
19 | \r | |
20 | ///\r | |
21 | /// UDID of SMBUS device.\r | |
22 | ///\r | |
23 | typedef struct {\r | |
24 | UINT32 VendorSpecificId;\r | |
25 | UINT16 SubsystemDeviceId;\r | |
26 | UINT16 SubsystemVendorId;\r | |
27 | UINT16 Interface;\r | |
28 | UINT16 DeviceId;\r | |
29 | UINT16 VendorId;\r | |
30 | UINT8 VendorRevision;\r | |
31 | UINT8 DeviceCapabilities;\r | |
32 | } EFI_SMBUS_UDID;\r | |
33 | \r | |
34 | ///\r | |
35 | /// Smbus Device Address\r | |
36 | ///\r | |
37 | typedef struct {\r | |
38 | ///\r | |
39 | /// The SMBUS hardware address to which the SMBUS device is preassigned or allocated.\r | |
40 | ///\r | |
41 | UINTN SmbusDeviceAddress : 7;\r | |
42 | } EFI_SMBUS_DEVICE_ADDRESS;\r | |
43 | \r | |
44 | typedef struct {\r | |
45 | ///\r | |
46 | /// The SMBUS hardware address to which the SMBUS device is preassigned or\r | |
47 | /// allocated. Type EFI_SMBUS_DEVICE_ADDRESS is defined in EFI_PEI_SMBUS2_PPI.Execute().\r | |
48 | ///\r | |
49 | EFI_SMBUS_DEVICE_ADDRESS SmbusDeviceAddress;\r | |
50 | ///\r | |
51 | /// The SMBUS Unique Device Identifier (UDID) as defined in EFI_SMBUS_UDID.\r | |
52 | /// Type EFI_SMBUS_UDID is defined in EFI_PEI_SMBUS2_PPI.ArpDevice().\r | |
53 | ///\r | |
54 | EFI_SMBUS_UDID SmbusDeviceUdid;\r | |
55 | } EFI_SMBUS_DEVICE_MAP;\r | |
56 | \r | |
57 | ///\r | |
58 | /// Smbus Operations\r | |
59 | ///\r | |
60 | typedef enum _EFI_SMBUS_OPERATION {\r | |
61 | EfiSmbusQuickRead,\r | |
62 | EfiSmbusQuickWrite,\r | |
63 | EfiSmbusReceiveByte,\r | |
64 | EfiSmbusSendByte,\r | |
65 | EfiSmbusReadByte,\r | |
66 | EfiSmbusWriteByte,\r | |
67 | EfiSmbusReadWord,\r | |
68 | EfiSmbusWriteWord,\r | |
69 | EfiSmbusReadBlock,\r | |
70 | EfiSmbusWriteBlock,\r | |
71 | EfiSmbusProcessCall,\r | |
72 | EfiSmbusBWBRProcessCall\r | |
73 | } EFI_SMBUS_OPERATION;\r | |
74 | \r | |
75 | ///\r | |
76 | /// EFI_SMBUS_DEVICE_COMMAND\r | |
77 | ///\r | |
78 | typedef UINTN EFI_SMBUS_DEVICE_COMMAND;\r | |
79 | \r | |
80 | #endif\r | |
81 | \r |