]> git.proxmox.com Git - mirror_edk2.git/blame_incremental - OvmfPkg/OvmfPkgIa32X64.fdf
OvmfPkg: SmmCpuFeaturesLib: customize state save map format
[mirror_edk2.git] / OvmfPkg / OvmfPkgIa32X64.fdf
... / ...
CommitLineData
1## @file\r
2# Open Virtual Machine Firmware: FDF\r
3#\r
4# Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>\r
5#\r
6# This program and the accompanying materials\r
7# are licensed and made available under the terms and conditions of the BSD License\r
8# which accompanies this distribution. The full text of the license may be found at\r
9# http://opensource.org/licenses/bsd-license.php\r
10#\r
11# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
12# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
13#\r
14##\r
15\r
16################################################################################\r
17\r
18#\r
19# Default flash size for DEBUG build is 2MB. For RELEASE it is 1MB.\r
20#\r
21# Defining FD_SIZE_1MB or FD_SIZE_2MB on the build command line can\r
22# override this.\r
23#\r
24[Defines]\r
25!if $(TARGET) == RELEASE\r
26!ifndef $(FD_SIZE_2MB)\r
27DEFINE FD_SIZE_1MB=\r
28!endif\r
29!endif\r
30\r
31!include OvmfPkg.fdf.inc\r
32\r
33#\r
34# Build the variable store and the firmware code as one unified flash device\r
35# image.\r
36#\r
37[FD.OVMF]\r
38BaseAddress = $(FW_BASE_ADDRESS)\r
39Size = $(FW_SIZE)\r
40ErasePolarity = 1\r
41BlockSize = $(BLOCK_SIZE)\r
42NumBlocks = $(FW_BLOCKS)\r
43\r
44!include VarStore.fdf.inc\r
45\r
46$(VARS_SIZE)|$(FVMAIN_SIZE)\r
47FV = FVMAIN_COMPACT\r
48\r
49$(SECFV_OFFSET)|$(SECFV_SIZE)\r
50FV = SECFV\r
51\r
52#\r
53# Build the variable store and the firmware code as separate flash device\r
54# images.\r
55#\r
56[FD.OVMF_VARS]\r
57BaseAddress = $(FW_BASE_ADDRESS)\r
58Size = $(VARS_SIZE)\r
59ErasePolarity = 1\r
60BlockSize = $(BLOCK_SIZE)\r
61NumBlocks = $(VARS_BLOCKS)\r
62\r
63!include VarStore.fdf.inc\r
64\r
65[FD.OVMF_CODE]\r
66BaseAddress = $(CODE_BASE_ADDRESS)\r
67Size = $(CODE_SIZE)\r
68ErasePolarity = 1\r
69BlockSize = $(BLOCK_SIZE)\r
70NumBlocks = $(CODE_BLOCKS)\r
71\r
720x00000000|$(FVMAIN_SIZE)\r
73FV = FVMAIN_COMPACT\r
74\r
75$(FVMAIN_SIZE)|$(SECFV_SIZE)\r
76FV = SECFV\r
77\r
78################################################################################\r
79\r
80[FD.MEMFD]\r
81BaseAddress = $(MEMFD_BASE_ADDRESS)\r
82Size = 0xA00000\r
83ErasePolarity = 1\r
84BlockSize = 0x10000\r
85NumBlocks = 0xA0\r
86\r
870x000000|0x006000\r
88gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPageTablesBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPageTablesSize\r
89\r
900x006000|0x001000\r
91gUefiOvmfPkgTokenSpaceGuid.PcdOvmfLockBoxStorageBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfLockBoxStorageSize\r
92\r
930x007000|0x001000\r
94gEfiMdePkgTokenSpaceGuid.PcdGuidedExtractHandlerTableAddress|gUefiOvmfPkgTokenSpaceGuid.PcdGuidedExtractHandlerTableSize\r
95\r
960x010000|0x008000\r
97gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPeiTempRamBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfSecPeiTempRamSize\r
98\r
990x018000|0x008000\r
100gUefiOvmfPkgTokenSpaceGuid.PcdS3AcpiReservedMemoryBase|gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdS3AcpiReservedMemorySize\r
101\r
1020x020000|0x0E0000\r
103gUefiOvmfPkgTokenSpaceGuid.PcdOvmfPeiMemFvBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfPeiMemFvSize\r
104FV = PEIFV\r
105\r
1060x100000|0x900000\r
107gUefiOvmfPkgTokenSpaceGuid.PcdOvmfDxeMemFvBase|gUefiOvmfPkgTokenSpaceGuid.PcdOvmfDxeMemFvSize\r
108FV = DXEFV\r
109\r
110################################################################################\r
111\r
112[FV.SECFV]\r
113BlockSize = 0x1000\r
114FvAlignment = 16\r
115ERASE_POLARITY = 1\r
116MEMORY_MAPPED = TRUE\r
117STICKY_WRITE = TRUE\r
118LOCK_CAP = TRUE\r
119LOCK_STATUS = TRUE\r
120WRITE_DISABLED_CAP = TRUE\r
121WRITE_ENABLED_CAP = TRUE\r
122WRITE_STATUS = TRUE\r
123WRITE_LOCK_CAP = TRUE\r
124WRITE_LOCK_STATUS = TRUE\r
125READ_DISABLED_CAP = TRUE\r
126READ_ENABLED_CAP = TRUE\r
127READ_STATUS = TRUE\r
128READ_LOCK_CAP = TRUE\r
129READ_LOCK_STATUS = TRUE\r
130\r
131#\r
132# SEC Phase modules\r
133#\r
134# The code in this FV handles the initial firmware startup, and\r
135# decompresses the PEI and DXE FVs which handles the rest of the boot sequence.\r
136#\r
137INF OvmfPkg/Sec/SecMain.inf\r
138\r
139INF RuleOverride=RESET_VECTOR OvmfPkg/ResetVector/ResetVector.inf\r
140\r
141################################################################################\r
142[FV.PEIFV]\r
143BlockSize = 0x10000\r
144FvAlignment = 16\r
145ERASE_POLARITY = 1\r
146MEMORY_MAPPED = TRUE\r
147STICKY_WRITE = TRUE\r
148LOCK_CAP = TRUE\r
149LOCK_STATUS = TRUE\r
150WRITE_DISABLED_CAP = TRUE\r
151WRITE_ENABLED_CAP = TRUE\r
152WRITE_STATUS = TRUE\r
153WRITE_LOCK_CAP = TRUE\r
154WRITE_LOCK_STATUS = TRUE\r
155READ_DISABLED_CAP = TRUE\r
156READ_ENABLED_CAP = TRUE\r
157READ_STATUS = TRUE\r
158READ_LOCK_CAP = TRUE\r
159READ_LOCK_STATUS = TRUE\r
160\r
161APRIORI PEI {\r
162 INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
163}\r
164\r
165#\r
166# PEI Phase modules\r
167#\r
168INF MdeModulePkg/Core/Pei/PeiMain.inf\r
169INF MdeModulePkg/Universal/PCD/Pei/Pcd.inf\r
170INF IntelFrameworkModulePkg/Universal/StatusCode/Pei/StatusCodePei.inf\r
171INF OvmfPkg/PlatformPei/PlatformPei.inf\r
172INF MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf\r
173INF UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf\r
174!if $(SMM_REQUIRE) == TRUE\r
175INF OvmfPkg/SmmAccess/SmmAccessPei.inf\r
176!endif\r
177\r
178################################################################################\r
179\r
180[FV.DXEFV]\r
181BlockSize = 0x10000\r
182FvAlignment = 16\r
183ERASE_POLARITY = 1\r
184MEMORY_MAPPED = TRUE\r
185STICKY_WRITE = TRUE\r
186LOCK_CAP = TRUE\r
187LOCK_STATUS = TRUE\r
188WRITE_DISABLED_CAP = TRUE\r
189WRITE_ENABLED_CAP = TRUE\r
190WRITE_STATUS = TRUE\r
191WRITE_LOCK_CAP = TRUE\r
192WRITE_LOCK_STATUS = TRUE\r
193READ_DISABLED_CAP = TRUE\r
194READ_ENABLED_CAP = TRUE\r
195READ_STATUS = TRUE\r
196READ_LOCK_CAP = TRUE\r
197READ_LOCK_STATUS = TRUE\r
198\r
199APRIORI DXE {\r
200 INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
201 INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
202 INF OvmfPkg/QemuFlashFvbServicesRuntimeDxe/FvbServicesRuntimeDxe.inf\r
203}\r
204\r
205#\r
206# DXE Phase modules\r
207#\r
208INF MdeModulePkg/Core/Dxe/DxeMain.inf\r
209\r
210INF IntelFrameworkModulePkg/Universal/StatusCode/RuntimeDxe/StatusCodeRuntimeDxe.inf\r
211INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf\r
212\r
213INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf\r
214INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf\r
215INF MdeModulePkg/Universal/EbcDxe/EbcDxe.inf\r
216INF PcAtChipsetPkg/8259InterruptControllerDxe/8259.inf\r
217INF UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf\r
218INF UefiCpuPkg/CpuDxe/CpuDxe.inf\r
219INF PcAtChipsetPkg/8254TimerDxe/8254Timer.inf\r
220INF OvmfPkg/PciHostBridgeDxe/PciHostBridgeDxe.inf\r
221INF MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf\r
222INF PcAtChipsetPkg/KbcResetDxe/Reset.inf\r
223INF MdeModulePkg/Universal/Metronome/Metronome.inf\r
224INF PcAtChipsetPkg/PcatRealTimeClockRuntimeDxe/PcatRealTimeClockRuntimeDxe.inf\r
225\r
226INF OvmfPkg/BlockMmioToBlockIoDxe/BlockIo.inf\r
227INF OvmfPkg/VirtioPciDeviceDxe/VirtioPciDeviceDxe.inf\r
228INF OvmfPkg/VirtioBlkDxe/VirtioBlk.inf\r
229INF OvmfPkg/VirtioScsiDxe/VirtioScsi.inf\r
230INF OvmfPkg/QemuFlashFvbServicesRuntimeDxe/FvbServicesRuntimeDxe.inf\r
231INF OvmfPkg/EmuVariableFvbRuntimeDxe/Fvb.inf\r
232INF MdeModulePkg/Universal/FaultTolerantWriteDxe/FaultTolerantWriteDxe.inf\r
233INF OvmfPkg/XenIoPciDxe/XenIoPciDxe.inf\r
234INF OvmfPkg/XenBusDxe/XenBusDxe.inf\r
235INF OvmfPkg/XenPvBlkDxe/XenPvBlkDxe.inf\r
236\r
237INF MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf\r
238!if $(SECURE_BOOT_ENABLE) == TRUE\r
239 INF SecurityPkg/VariableAuthenticated/SecureBootConfigDxe/SecureBootConfigDxe.inf\r
240!endif\r
241\r
242INF MdeModulePkg/Universal/WatchdogTimerDxe/WatchdogTimer.inf\r
243INF MdeModulePkg/Universal/MonotonicCounterRuntimeDxe/MonotonicCounterRuntimeDxe.inf\r
244INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf\r
245INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf\r
246INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf\r
247INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf\r
248INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf\r
249INF IntelFrameworkModulePkg/Universal/BdsDxe/BdsDxe.inf\r
250INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf\r
251INF MdeModulePkg/Universal/PrintDxe/PrintDxe.inf\r
252INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf\r
253INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf\r
254INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf\r
255INF MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf\r
256INF MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf\r
257INF OvmfPkg/SataControllerDxe/SataControllerDxe.inf\r
258INF MdeModulePkg/Bus/Ata/AtaAtapiPassThru/AtaAtapiPassThru.inf\r
259INF MdeModulePkg/Bus/Ata/AtaBusDxe/AtaBusDxe.inf\r
260INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf\r
261INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf\r
262INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf\r
263INF MdeModulePkg/Universal/MemoryTest/NullMemoryTestDxe/NullMemoryTestDxe.inf\r
264\r
265INF PcAtChipsetPkg/IsaAcpiDxe/IsaAcpi.inf\r
266INF IntelFrameworkModulePkg/Bus/Isa/IsaBusDxe/IsaBusDxe.inf\r
267\r
268!ifndef $(SOURCE_DEBUG_ENABLE)\r
269INF IntelFrameworkModulePkg/Bus/Isa/IsaSerialDxe/IsaSerialDxe.inf\r
270!endif\r
271\r
272INF IntelFrameworkModulePkg/Bus/Isa/Ps2KeyboardDxe/Ps2keyboardDxe.inf\r
273INF IntelFrameworkModulePkg/Bus/Isa/IsaFloppyDxe/IsaFloppyDxe.inf\r
274\r
275INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf\r
276INF OvmfPkg/SmbiosPlatformDxe/SmbiosPlatformDxe.inf\r
277\r
278INF MdeModulePkg/Universal/Acpi/AcpiTableDxe/AcpiTableDxe.inf\r
279INF OvmfPkg/AcpiPlatformDxe/AcpiPlatformDxe.inf\r
280INF RuleOverride=ACPITABLE OvmfPkg/AcpiTables/AcpiTables.inf\r
281INF OvmfPkg/AcpiS3SaveDxe/AcpiS3SaveDxe.inf\r
282INF MdeModulePkg/Universal/Acpi/S3SaveStateDxe/S3SaveStateDxe.inf\r
283INF MdeModulePkg/Universal/Acpi/BootScriptExecutorDxe/BootScriptExecutorDxe.inf\r
284\r
285INF RuleOverride = BINARY USE = X64 FatBinPkg/EnhancedFatDxe/Fat.inf\r
286\r
287!ifndef $(USE_OLD_SHELL)\r
288INF ShellPkg/Application/Shell/Shell.inf\r
289!else\r
290INF RuleOverride = BINARY USE = X64 EdkShellBinPkg/FullShell/FullShell.inf\r
291!endif\r
292\r
293FILE FREEFORM = PCD(gEfiIntelFrameworkModulePkgTokenSpaceGuid.PcdLogoFile) {\r
294 SECTION RAW = MdeModulePkg/Logo/Logo.bmp\r
295}\r
296\r
297#\r
298# Network modules\r
299#\r
300!if $(E1000_ENABLE)\r
301 FILE DRIVER = 5D695E11-9B3F-4b83-B25F-4A8D5D69BE07 {\r
302 SECTION PE32 = Intel3.5/EFIX64/E3507X2.EFI\r
303 }\r
304!endif\r
305 INF MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf\r
306 INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf\r
307 INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf\r
308 INF MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf\r
309 INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf\r
310 INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf\r
311 INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf\r
312 INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf\r
313 INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf\r
314!if $(NETWORK_IP6_ENABLE) == TRUE\r
315 INF NetworkPkg/Ip6Dxe/Ip6Dxe.inf\r
316 INF NetworkPkg/TcpDxe/TcpDxe.inf\r
317 INF NetworkPkg/Udp6Dxe/Udp6Dxe.inf\r
318 INF NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf\r
319 INF NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf\r
320 INF NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf\r
321!if $(SECURE_BOOT_ENABLE) == TRUE\r
322 INF NetworkPkg/IScsiDxe/IScsiDxe.inf\r
323!else\r
324 INF MdeModulePkg/Universal/Network/IScsiDxe/IScsiDxe.inf\r
325!endif\r
326!else\r
327 INF MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf\r
328 INF MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf\r
329 INF MdeModulePkg/Universal/Network/IScsiDxe/IScsiDxe.inf\r
330!endif\r
331!if $(HTTP_BOOT_ENABLE) == TRUE\r
332 INF NetworkPkg/DnsDxe/DnsDxe.inf\r
333 INF NetworkPkg/HttpUtilitiesDxe/HttpUtilitiesDxe.inf\r
334 INF NetworkPkg/HttpDxe/HttpDxe.inf\r
335 INF NetworkPkg/HttpBootDxe/HttpBootDxe.inf\r
336!endif\r
337 INF OvmfPkg/VirtioNetDxe/VirtioNet.inf\r
338\r
339#\r
340# Usb Support\r
341#\r
342INF MdeModulePkg/Bus/Pci/UhciDxe/UhciDxe.inf\r
343INF MdeModulePkg/Bus/Pci/EhciDxe/EhciDxe.inf\r
344INF MdeModulePkg/Bus/Pci/XhciDxe/XhciDxe.inf\r
345INF MdeModulePkg/Bus/Usb/UsbBusDxe/UsbBusDxe.inf\r
346INF MdeModulePkg/Bus/Usb/UsbKbDxe/UsbKbDxe.inf\r
347INF MdeModulePkg/Bus/Usb/UsbMassStorageDxe/UsbMassStorageDxe.inf\r
348\r
349!ifdef $(CSM_ENABLE)\r
350INF IntelFrameworkModulePkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf\r
351INF IntelFrameworkModulePkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf\r
352INF RuleOverride=CSM OvmfPkg/Csm/Csm16/Csm16.inf\r
353!endif\r
354\r
355INF OvmfPkg/QemuVideoDxe/QemuVideoDxe.inf\r
356INF OvmfPkg/PlatformDxe/Platform.inf\r
357\r
358!if $(SMM_REQUIRE) == TRUE\r
359INF OvmfPkg/SmmAccess/SmmAccess2Dxe.inf\r
360INF OvmfPkg/SmmControl2Dxe/SmmControl2Dxe.inf\r
361INF MdeModulePkg/Core/PiSmmCore/PiSmmIpl.inf\r
362INF MdeModulePkg/Core/PiSmmCore/PiSmmCore.inf\r
363INF UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf\r
364INF MdeModulePkg/Universal/LockBox/SmmLockBox/SmmLockBox.inf\r
365!endif\r
366\r
367################################################################################\r
368\r
369[FV.FVMAIN_COMPACT]\r
370FvAlignment = 16\r
371ERASE_POLARITY = 1\r
372MEMORY_MAPPED = TRUE\r
373STICKY_WRITE = TRUE\r
374LOCK_CAP = TRUE\r
375LOCK_STATUS = TRUE\r
376WRITE_DISABLED_CAP = TRUE\r
377WRITE_ENABLED_CAP = TRUE\r
378WRITE_STATUS = TRUE\r
379WRITE_LOCK_CAP = TRUE\r
380WRITE_LOCK_STATUS = TRUE\r
381READ_DISABLED_CAP = TRUE\r
382READ_ENABLED_CAP = TRUE\r
383READ_STATUS = TRUE\r
384READ_LOCK_CAP = TRUE\r
385READ_LOCK_STATUS = TRUE\r
386\r
387FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 {\r
388 SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE {\r
389 #\r
390 # These firmware volumes will have files placed in them uncompressed,\r
391 # and then both firmware volumes will be compressed in a single\r
392 # compression operation in order to achieve better overall compression.\r
393 #\r
394 SECTION FV_IMAGE = PEIFV\r
395 SECTION FV_IMAGE = DXEFV\r
396 }\r
397 }\r
398\r
399!include DecomprScratchEnd.fdf.inc\r
400\r
401################################################################################\r
402\r
403[Rule.Common.SEC]\r
404 FILE SEC = $(NAMED_GUID) {\r
405 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
406 UI STRING ="$(MODULE_NAME)" Optional\r
407 VERSION STRING ="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
408 }\r
409\r
410[Rule.Common.PEI_CORE]\r
411 FILE PEI_CORE = $(NAMED_GUID) {\r
412 PE32 PE32 Align=Auto $(INF_OUTPUT)/$(MODULE_NAME).efi\r
413 UI STRING ="$(MODULE_NAME)" Optional\r
414 VERSION STRING ="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
415 }\r
416\r
417[Rule.Common.PEIM]\r
418 FILE PEIM = $(NAMED_GUID) {\r
419 PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
420 PE32 PE32 Align=Auto $(INF_OUTPUT)/$(MODULE_NAME).efi\r
421 UI STRING="$(MODULE_NAME)" Optional\r
422 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
423 }\r
424\r
425[Rule.Common.DXE_CORE]\r
426 FILE DXE_CORE = $(NAMED_GUID) {\r
427 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
428 UI STRING="$(MODULE_NAME)" Optional\r
429 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
430 }\r
431\r
432[Rule.Common.DXE_DRIVER]\r
433 FILE DRIVER = $(NAMED_GUID) {\r
434 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
435 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
436 UI STRING="$(MODULE_NAME)" Optional\r
437 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
438 }\r
439\r
440[Rule.Common.DXE_RUNTIME_DRIVER]\r
441 FILE DRIVER = $(NAMED_GUID) {\r
442 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
443 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
444 UI STRING="$(MODULE_NAME)" Optional\r
445 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
446 }\r
447\r
448[Rule.Common.UEFI_DRIVER]\r
449 FILE DRIVER = $(NAMED_GUID) {\r
450 DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
451 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
452 UI STRING="$(MODULE_NAME)" Optional\r
453 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
454 }\r
455\r
456[Rule.Common.UEFI_DRIVER.BINARY]\r
457 FILE DRIVER = $(NAMED_GUID) {\r
458 DXE_DEPEX DXE_DEPEX Optional |.depex\r
459 PE32 PE32 |.efi\r
460 UI STRING="$(MODULE_NAME)" Optional\r
461 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
462 }\r
463\r
464[Rule.Common.UEFI_APPLICATION]\r
465 FILE APPLICATION = $(NAMED_GUID) {\r
466 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
467 UI STRING="$(MODULE_NAME)" Optional\r
468 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
469 }\r
470\r
471[Rule.Common.UEFI_APPLICATION.BINARY]\r
472 FILE APPLICATION = $(NAMED_GUID) {\r
473 PE32 PE32 |.efi\r
474 UI STRING="$(MODULE_NAME)" Optional\r
475 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
476 }\r
477\r
478[Rule.Common.USER_DEFINED.ACPITABLE]\r
479 FILE FREEFORM = $(NAMED_GUID) {\r
480 RAW ACPI |.acpi\r
481 RAW ASL |.aml\r
482 }\r
483\r
484[Rule.Common.USER_DEFINED.CSM]\r
485 FILE FREEFORM = $(NAMED_GUID) {\r
486 RAW BIN |.bin\r
487 }\r
488\r
489[Rule.Common.SEC.RESET_VECTOR]\r
490 FILE RAW = $(NAMED_GUID) {\r
491 RAW BIN Align = 16 |.bin\r
492 }\r
493\r
494[Rule.Common.SMM_CORE]\r
495 FILE SMM_CORE = $(NAMED_GUID) {\r
496 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
497 UI STRING="$(MODULE_NAME)" Optional\r
498 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
499 }\r
500\r
501[Rule.Common.DXE_SMM_DRIVER]\r
502 FILE SMM = $(NAMED_GUID) {\r
503 SMM_DEPEX SMM_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex\r
504 PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi\r
505 UI STRING="$(MODULE_NAME)" Optional\r
506 VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)\r
507 }\r