\r
This file contains the definination for host controller register operation routines.\r
\r
-Copyright (c) 2007 - 2010, Intel Corporation. All rights reserved.<BR>\r
+Copyright (c) 2007 - 2011, Intel Corporation. All rights reserved.<BR>\r
This program and the accompanying materials\r
are licensed and made available under the terms and conditions of the BSD License\r
which accompanies this distribution. The full text of the license may be found at\r
// Capability register bit definition\r
//\r
#define HCSP_NPORTS 0x0F // Number of root hub port\r
+#define HCSP_PPC 0x10 // Port Power Control\r
#define HCCP_64BIT 0x01 // 64-bit addressing capability\r
\r
//\r