///\r
/// Provides both read and write access to system memory\r
/// by both the processor and a bus master. The buffer is\r
- /// coherent from both the processor¡¯s and the bus master¡¯s\r
+ /// coherent from both the processor's and the bus master's\r
/// point of view.\r
///\r
EfiBusMasterCommonBuffer\r