/** @file\r
Cache Maintenance Functions.\r
\r
- Copyright (c) 2006 - 2008, Intel Corporation<BR>\r
- All rights reserved. This program and the accompanying materials\r
+ Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>\r
+ This program and the accompanying materials\r
are licensed and made available under the terms and conditions of the BSD License\r
which accompanies this distribution. The full text of the license may be found at\r
- http://opensource.org/licenses/bsd-license.php\r
+ http://opensource.org/licenses/bsd-license.php.\r
\r
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,\r
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.\r
#include <Library/BaseLib.h>\r
#include <Library/DebugLib.h>\r
\r
-//\r
-// This size must be at or below the smallest cache size possible among all\r
-// supported processors\r
-//\r
-#define CACHE_LINE_SIZE 0x20\r
-\r
/**\r
Invalidates the entire instruction cache in cache coherency domain of the\r
calling CPU.\r
aligned on a cache line boundary, then the entire instruction cache line\r
containing Address + Length -1 is invalidated. This function may choose to\r
invalidate the entire instruction cache if that is more efficient than\r
- invalidating the specified range. If Length is 0, the no instruction cache\r
+ invalidating the specified range. If Length is 0, then no instruction cache\r
lines are invalidated. Address is returned.\r
\r
If Length is greater than (MAX_ADDRESS - Address + 1), then ASSERT().\r
}\r
\r
/**\r
- Writes Back and Invalidates the entire data cache in cache coherency domain\r
+ Writes back and invalidates the entire data cache in cache coherency domain\r
of the calling CPU.\r
\r
- Writes Back and Invalidates the entire data cache in cache coherency domain\r
+ Writes back and invalidates the entire data cache in cache coherency domain\r
of the calling CPU. This function guarantees that all dirty cache lines are\r
written back to system memory, and also invalidates all the data cache lines\r
in the cache coherency domain of the calling CPU.\r
}\r
\r
/**\r
- Writes Back and Invalidates a range of data cache lines in the cache\r
+ Writes back and invalidates a range of data cache lines in the cache\r
coherency domain of the calling CPU.\r
\r
- Writes Back and Invalidate the data cache lines specified by Address and\r
+ Writes back and invalidates the data cache lines specified by Address and\r
Length. If Address is not aligned on a cache line boundary, then entire data\r
cache line containing Address is written back and invalidated. If Address +\r
Length is not aligned on a cache line boundary, then the entire data cache\r
line containing Address + Length -1 is written back and invalidated. This\r
function may choose to write back and invalidate the entire data cache if\r
that is more efficient than writing back and invalidating the specified\r
- range. If Length is 0, the no data cache lines are written back and\r
+ range. If Length is 0, then no data cache lines are written back and\r
invalidated. Address is returned.\r
\r
If Length is greater than (MAX_ADDRESS - Address + 1), then ASSERT().\r
IN UINTN Length\r
)\r
{\r
+ UINT32 RegEbx;\r
+ UINT32 RegEdx;\r
+ UINTN CacheLineSize;\r
UINTN Start;\r
UINTN End;\r
\r
\r
ASSERT ((Length - 1) <= (MAX_ADDRESS - (UINTN)Address));\r
\r
+ //\r
+ // If the CPU does not support CLFLUSH instruction, \r
+ // then promote flush range to flush entire cache.\r
+ //\r
+ AsmCpuid (0x01, NULL, &RegEbx, NULL, &RegEdx);\r
+ if ((RegEdx & BIT19) == 0) {\r
+ AsmWbinvd ();\r
+ return Address;\r
+ }\r
+\r
+ //\r
+ // Cache line size is 8 * Bits 15-08 of EBX returned from CPUID 01H\r
+ //\r
+ CacheLineSize = (RegEbx & 0xff00) >> 5;\r
+\r
Start = (UINTN)Address;\r
//\r
// Calculate the cache line alignment\r
- // \r
- End = (Start + Length + (CACHE_LINE_SIZE - 1)) & ~(CACHE_LINE_SIZE - 1);\r
- Start &= ~(CACHE_LINE_SIZE - 1);\r
+ //\r
+ End = (Start + Length + (CacheLineSize - 1)) & ~(CacheLineSize - 1);\r
+ Start &= ~((UINTN)CacheLineSize - 1);\r
\r
do {\r
- Start = (UINTN)AsmFlushCacheLine ((VOID*)Start) + CACHE_LINE_SIZE;\r
+ Start = (UINTN)AsmFlushCacheLine ((VOID*)Start) + CacheLineSize;\r
} while (Start != End);\r
return Address;\r
}\r
\r
/**\r
- Writes Back the entire data cache in cache coherency domain of the calling\r
+ Writes back the entire data cache in cache coherency domain of the calling\r
CPU.\r
\r
- Writes Back the entire data cache in cache coherency domain of the calling\r
+ Writes back the entire data cache in cache coherency domain of the calling\r
CPU. This function guarantees that all dirty cache lines are written back to\r
system memory. This function may also invalidate all the data cache lines in\r
the cache coherency domain of the calling CPU.\r
}\r
\r
/**\r
- Writes Back a range of data cache lines in the cache coherency domain of the\r
+ Writes back a range of data cache lines in the cache coherency domain of the\r
calling CPU.\r
\r
- Writes Back the data cache lines specified by Address and Length. If Address\r
+ Writes back the data cache lines specified by Address and Length. If Address\r
is not aligned on a cache line boundary, then entire data cache line\r
containing Address is written back. If Address + Length is not aligned on a\r
cache line boundary, then the entire data cache line containing Address +\r
Length -1 is written back. This function may choose to write back the entire\r
data cache if that is more efficient than writing back the specified range.\r
- If Length is 0, the no data cache lines are written back. This function may\r
+ If Length is 0, then no data cache lines are written back. This function may\r
also invalidate all the data cache lines in the specified range of the cache\r
coherency domain of the calling CPU. Address is returned.\r
\r
containing Address is invalidated. If Address + Length is not aligned on a\r
cache line boundary, then the entire data cache line containing Address +\r
Length -1 is invalidated. This function must never invalidate any cache lines\r
- outside the specified range. If Length is 0, the no data cache lines are\r
+ outside the specified range. If Length is 0, then no data cache lines are\r
invalidated. Address is returned. This function must be used with care\r
because dirty cache lines are not written back to system memory. It is\r
typically used for cache diagnostics. If the CPU does not support\r
projects / mirror_edk2.git / blobdiff