]> git.proxmox.com Git - mirror_qemu.git/blame - hw/xtensa/sim.c
cpu: make cpu_generic_init() abort QEMU on error
[mirror_qemu.git] / hw / xtensa / sim.c
CommitLineData
47d05a86
MF
1/*
2 * Copyright (c) 2011, Max Filippov, Open Source and Linux Lab.
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
7 * * Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * * Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * * Neither the name of the Open Source and Linux Lab nor the
13 * names of its contributors may be used to endorse or promote products
14 * derived from this software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
17 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
20 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
21 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
22 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
23 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
25 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 */
27
09aae23d 28#include "qemu/osdep.h"
da34e65c 29#include "qapi/error.h"
4771d756
PB
30#include "qemu-common.h"
31#include "cpu.h"
9c17d615 32#include "sysemu/sysemu.h"
83c9f4ca
PB
33#include "hw/boards.h"
34#include "hw/loader.h"
47d05a86 35#include "elf.h"
022c62cb
PB
36#include "exec/memory.h"
37#include "exec/address-spaces.h"
8488ab02 38#include "qemu/error-report.h"
47d05a86 39
b68755c1
MF
40static void xtensa_create_memory_regions(const XtensaMemory *memory,
41 const char *name)
42{
43 unsigned i;
bb0b6f39 44 GString *num_name = g_string_new(NULL);
b68755c1
MF
45
46 for (i = 0; i < memory->num; ++i) {
47 MemoryRegion *m;
48
bb0b6f39
MF
49 g_string_printf(num_name, "%s%u", name, i);
50 m = g_new(MemoryRegion, 1);
98a99ce0
PM
51 memory_region_init_ram(m, NULL, num_name->str,
52 memory->location[i].size, &error_fatal);
b68755c1
MF
53 memory_region_add_subregion(get_system_memory(),
54 memory->location[i].addr, m);
55 }
bb0b6f39 56 g_string_free(num_name, true);
b68755c1
MF
57}
58
00b941e5 59static uint64_t translate_phys_addr(void *opaque, uint64_t addr)
47d05a86 60{
00b941e5
AF
61 XtensaCPU *cpu = opaque;
62
63 return cpu_get_phys_page_debug(CPU(cpu), addr);
47d05a86
MF
64}
65
11e7bfd7 66static void sim_reset(void *opaque)
47d05a86 67{
11e7bfd7
AF
68 XtensaCPU *cpu = opaque;
69
70 cpu_reset(CPU(cpu));
47d05a86
MF
71}
72
3ef96221 73static void xtensa_sim_init(MachineState *machine)
47d05a86 74{
06d26274 75 XtensaCPU *cpu = NULL;
5bfcb36e 76 CPUXtensaState *env = NULL;
3ef96221
MA
77 ram_addr_t ram_size = machine->ram_size;
78 const char *cpu_model = machine->cpu_model;
79 const char *kernel_filename = machine->kernel_filename;
47d05a86
MF
80 int n;
81
50cd7214
MF
82 if (!cpu_model) {
83 cpu_model = XTENSA_DEFAULT_CPU_MODEL;
84 }
85
47d05a86 86 for (n = 0; n < smp_cpus; n++) {
8e36271b 87 cpu = XTENSA_CPU(cpu_generic_init(TYPE_XTENSA_CPU, cpu_model));
06d26274
AF
88 env = &cpu->env;
89
47d05a86 90 env->sregs[PRID] = n;
11e7bfd7 91 qemu_register_reset(sim_reset, cpu);
47d05a86
MF
92 /* Need MMU initialized prior to ELF loading,
93 * so that ELF gets loaded into virtual addresses
94 */
11e7bfd7 95 sim_reset(cpu);
47d05a86
MF
96 }
97
b68755c1
MF
98 if (env) {
99 XtensaMemory sysram = env->config->sysram;
47d05a86 100
b68755c1
MF
101 sysram.location[0].size = ram_size;
102 xtensa_create_memory_regions(&env->config->instrom, "xtensa.instrom");
103 xtensa_create_memory_regions(&env->config->instram, "xtensa.instram");
104 xtensa_create_memory_regions(&env->config->datarom, "xtensa.datarom");
105 xtensa_create_memory_regions(&env->config->dataram, "xtensa.dataram");
106 xtensa_create_memory_regions(&env->config->sysrom, "xtensa.sysrom");
107 xtensa_create_memory_regions(&sysram, "xtensa.sysram");
108 }
47d05a86 109
8128b3e0
MF
110 if (serial_hds[0]) {
111 xtensa_sim_open_console(serial_hds[0]);
112 }
47d05a86
MF
113 if (kernel_filename) {
114 uint64_t elf_entry;
115 uint64_t elf_lowaddr;
116#ifdef TARGET_WORDS_BIGENDIAN
00b941e5 117 int success = load_elf(kernel_filename, translate_phys_addr, cpu,
7ef295ea 118 &elf_entry, &elf_lowaddr, NULL, 1, EM_XTENSA, 0, 0);
47d05a86 119#else
00b941e5 120 int success = load_elf(kernel_filename, translate_phys_addr, cpu,
7ef295ea 121 &elf_entry, &elf_lowaddr, NULL, 0, EM_XTENSA, 0, 0);
47d05a86
MF
122#endif
123 if (success > 0) {
124 env->pc = elf_entry;
125 }
126 }
127}
128
e264d29d 129static void xtensa_sim_machine_init(MachineClass *mc)
47d05a86 130{
e264d29d
EH
131 mc->desc = "sim machine (" XTENSA_DEFAULT_CPU_MODEL ")";
132 mc->is_default = true;
133 mc->init = xtensa_sim_init;
134 mc->max_cpus = 4;
8128b3e0 135 mc->no_serial = 1;
47d05a86
MF
136}
137
e264d29d 138DEFINE_MACHINE("sim", xtensa_sim_machine_init)