]> git.proxmox.com Git - mirror_qemu.git/blob - hw/ppc405_uc.c
projects / mirror_qemu.git / blob
? search:


e81409dc0f8c9e1cb9edaaeadc8195f465a28614
[mirror_qemu.git] / hw / ppc405_uc.c
1 /*
2 * QEMU PowerPC 405 embedded processors emulation
3 *
4 * Copyright (c) 2007 Jocelyn Mayer
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24 #include "hw.h"
25 #include "ppc.h"
26 #include "ppc405.h"
27 #include "serial.h"
28 #include "qemu-timer.h"
29 #include "sysemu.h"
30 #include "qemu-log.h"
31 #include "exec-memory.h"
32
33 #define DEBUG_OPBA
34 #define DEBUG_SDRAM
35 #define DEBUG_GPIO
36 #define DEBUG_SERIAL
37 #define DEBUG_OCM
38 //#define DEBUG_I2C
39 #define DEBUG_GPT
40 #define DEBUG_MAL
41 #define DEBUG_CLOCKS
42 //#define DEBUG_CLOCKS_LL
43
44 ram_addr_t ppc405_set_bootinfo (CPUPPCState *env, ppc4xx_bd_info_t *bd,
45 uint32_t flags)
46 {
47 ram_addr_t bdloc;
48 int i, n;
49
50 /* We put the bd structure at the top of memory */
51 if (bd->bi_memsize >= 0x01000000UL)
52 bdloc = 0x01000000UL - sizeof(struct ppc4xx_bd_info_t);
53 else
54 bdloc = bd->bi_memsize - sizeof(struct ppc4xx_bd_info_t);
55 stl_be_phys(bdloc + 0x00, bd->bi_memstart);
56 stl_be_phys(bdloc + 0x04, bd->bi_memsize);
57 stl_be_phys(bdloc + 0x08, bd->bi_flashstart);
58 stl_be_phys(bdloc + 0x0C, bd->bi_flashsize);
59 stl_be_phys(bdloc + 0x10, bd->bi_flashoffset);
60 stl_be_phys(bdloc + 0x14, bd->bi_sramstart);
61 stl_be_phys(bdloc + 0x18, bd->bi_sramsize);
62 stl_be_phys(bdloc + 0x1C, bd->bi_bootflags);
63 stl_be_phys(bdloc + 0x20, bd->bi_ipaddr);
64 for (i = 0; i < 6; i++) {
65 stb_phys(bdloc + 0x24 + i, bd->bi_enetaddr[i]);
66 }
67 stw_be_phys(bdloc + 0x2A, bd->bi_ethspeed);
68 stl_be_phys(bdloc + 0x2C, bd->bi_intfreq);
69 stl_be_phys(bdloc + 0x30, bd->bi_busfreq);
70 stl_be_phys(bdloc + 0x34, bd->bi_baudrate);
71 for (i = 0; i < 4; i++) {
72 stb_phys(bdloc + 0x38 + i, bd->bi_s_version[i]);
73 }
74 for (i = 0; i < 32; i++) {
75 stb_phys(bdloc + 0x3C + i, bd->bi_r_version[i]);
76 }
77 stl_be_phys(bdloc + 0x5C, bd->bi_plb_busfreq);
78 stl_be_phys(bdloc + 0x60, bd->bi_pci_busfreq);
79 for (i = 0; i < 6; i++) {
80 stb_phys(bdloc + 0x64 + i, bd->bi_pci_enetaddr[i]);
81 }
82 n = 0x6A;
83 if (flags & 0x00000001) {
84 for (i = 0; i < 6; i++)
85 stb_phys(bdloc + n++, bd->bi_pci_enetaddr2[i]);
86 }
87 stl_be_phys(bdloc + n, bd->bi_opbfreq);
88 n += 4;
89 for (i = 0; i < 2; i++) {
90 stl_be_phys(bdloc + n, bd->bi_iic_fast[i]);
91 n += 4;
92 }
93
94 return bdloc;
95 }
96
97 /*****************************************************************************/
98 /* Shared peripherals */
99
100 /*****************************************************************************/
101 /* Peripheral local bus arbitrer */
102 enum {
103 PLB0_BESR = 0x084,
104 PLB0_BEAR = 0x086,
105 PLB0_ACR = 0x087,
106 };
107
108 typedef struct ppc4xx_plb_t ppc4xx_plb_t;
109 struct ppc4xx_plb_t {
110 uint32_t acr;
111 uint32_t bear;
112 uint32_t besr;
113 };
114
115 static uint32_t dcr_read_plb (void *opaque, int dcrn)
116 {
117 ppc4xx_plb_t *plb;
118 uint32_t ret;
119
120 plb = opaque;
121 switch (dcrn) {
122 case PLB0_ACR:
123 ret = plb->acr;
124 break;
125 case PLB0_BEAR:
126 ret = plb->bear;
127 break;
128 case PLB0_BESR:
129 ret = plb->besr;
130 break;
131 default:
132 /* Avoid gcc warning */
133 ret = 0;
134 break;
135 }
136
137 return ret;
138 }
139
140 static void dcr_write_plb (void *opaque, int dcrn, uint32_t val)
141 {
142 ppc4xx_plb_t *plb;
143
144 plb = opaque;
145 switch (dcrn) {
146 case PLB0_ACR:
147 /* We don't care about the actual parameters written as
148 * we don't manage any priorities on the bus
149 */
150 plb->acr = val & 0xF8000000;
151 break;
152 case PLB0_BEAR:
153 /* Read only */
154 break;
155 case PLB0_BESR:
156 /* Write-clear */
157 plb->besr &= ~val;
158 break;
159 }
160 }
161
162 static void ppc4xx_plb_reset (void *opaque)
163 {
164 ppc4xx_plb_t *plb;
165
166 plb = opaque;
167 plb->acr = 0x00000000;
168 plb->bear = 0x00000000;
169 plb->besr = 0x00000000;
170 }
171
172 static void ppc4xx_plb_init(CPUPPCState *env)
173 {
174 ppc4xx_plb_t *plb;
175
176 plb = g_malloc0(sizeof(ppc4xx_plb_t));
177 ppc_dcr_register(env, PLB0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
178 ppc_dcr_register(env, PLB0_BEAR, plb, &dcr_read_plb, &dcr_write_plb);
179 ppc_dcr_register(env, PLB0_BESR, plb, &dcr_read_plb, &dcr_write_plb);
180 qemu_register_reset(ppc4xx_plb_reset, plb);
181 }
182
183 /*****************************************************************************/
184 /* PLB to OPB bridge */
185 enum {
186 POB0_BESR0 = 0x0A0,
187 POB0_BESR1 = 0x0A2,
188 POB0_BEAR = 0x0A4,
189 };
190
191 typedef struct ppc4xx_pob_t ppc4xx_pob_t;
192 struct ppc4xx_pob_t {
193 uint32_t bear;
194 uint32_t besr0;
195 uint32_t besr1;
196 };
197
198 static uint32_t dcr_read_pob (void *opaque, int dcrn)
199 {
200 ppc4xx_pob_t *pob;
201 uint32_t ret;
202
203 pob = opaque;
204 switch (dcrn) {
205 case POB0_BEAR:
206 ret = pob->bear;
207 break;
208 case POB0_BESR0:
209 ret = pob->besr0;
210 break;
211 case POB0_BESR1:
212 ret = pob->besr1;
213 break;
214 default:
215 /* Avoid gcc warning */
216 ret = 0;
217 break;
218 }
219
220 return ret;
221 }
222
223 static void dcr_write_pob (void *opaque, int dcrn, uint32_t val)
224 {
225 ppc4xx_pob_t *pob;
226
227 pob = opaque;
228 switch (dcrn) {
229 case POB0_BEAR:
230 /* Read only */
231 break;
232 case POB0_BESR0:
233 /* Write-clear */
234 pob->besr0 &= ~val;
235 break;
236 case POB0_BESR1:
237 /* Write-clear */
238 pob->besr1 &= ~val;
239 break;
240 }
241 }
242
243 static void ppc4xx_pob_reset (void *opaque)
244 {
245 ppc4xx_pob_t *pob;
246
247 pob = opaque;
248 /* No error */
249 pob->bear = 0x00000000;
250 pob->besr0 = 0x0000000;
251 pob->besr1 = 0x0000000;
252 }
253
254 static void ppc4xx_pob_init(CPUPPCState *env)
255 {
256 ppc4xx_pob_t *pob;
257
258 pob = g_malloc0(sizeof(ppc4xx_pob_t));
259 ppc_dcr_register(env, POB0_BEAR, pob, &dcr_read_pob, &dcr_write_pob);
260 ppc_dcr_register(env, POB0_BESR0, pob, &dcr_read_pob, &dcr_write_pob);
261 ppc_dcr_register(env, POB0_BESR1, pob, &dcr_read_pob, &dcr_write_pob);
262 qemu_register_reset(ppc4xx_pob_reset, pob);
263 }
264
265 /*****************************************************************************/
266 /* OPB arbitrer */
267 typedef struct ppc4xx_opba_t ppc4xx_opba_t;
268 struct ppc4xx_opba_t {
269 MemoryRegion io;
270 uint8_t cr;
271 uint8_t pr;
272 };
273
274 static uint32_t opba_readb (void *opaque, target_phys_addr_t addr)
275 {
276 ppc4xx_opba_t *opba;
277 uint32_t ret;
278
279 #ifdef DEBUG_OPBA
280 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
281 #endif
282 opba = opaque;
283 switch (addr) {
284 case 0x00:
285 ret = opba->cr;
286 break;
287 case 0x01:
288 ret = opba->pr;
289 break;
290 default:
291 ret = 0x00;
292 break;
293 }
294
295 return ret;
296 }
297
298 static void opba_writeb (void *opaque,
299 target_phys_addr_t addr, uint32_t value)
300 {
301 ppc4xx_opba_t *opba;
302
303 #ifdef DEBUG_OPBA
304 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
305 value);
306 #endif
307 opba = opaque;
308 switch (addr) {
309 case 0x00:
310 opba->cr = value & 0xF8;
311 break;
312 case 0x01:
313 opba->pr = value & 0xFF;
314 break;
315 default:
316 break;
317 }
318 }
319
320 static uint32_t opba_readw (void *opaque, target_phys_addr_t addr)
321 {
322 uint32_t ret;
323
324 #ifdef DEBUG_OPBA
325 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
326 #endif
327 ret = opba_readb(opaque, addr) << 8;
328 ret |= opba_readb(opaque, addr + 1);
329
330 return ret;
331 }
332
333 static void opba_writew (void *opaque,
334 target_phys_addr_t addr, uint32_t value)
335 {
336 #ifdef DEBUG_OPBA
337 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
338 value);
339 #endif
340 opba_writeb(opaque, addr, value >> 8);
341 opba_writeb(opaque, addr + 1, value);
342 }
343
344 static uint32_t opba_readl (void *opaque, target_phys_addr_t addr)
345 {
346 uint32_t ret;
347
348 #ifdef DEBUG_OPBA
349 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
350 #endif
351 ret = opba_readb(opaque, addr) << 24;
352 ret |= opba_readb(opaque, addr + 1) << 16;
353
354 return ret;
355 }
356
357 static void opba_writel (void *opaque,
358 target_phys_addr_t addr, uint32_t value)
359 {
360 #ifdef DEBUG_OPBA
361 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
362 value);
363 #endif
364 opba_writeb(opaque, addr, value >> 24);
365 opba_writeb(opaque, addr + 1, value >> 16);
366 }
367
368 static const MemoryRegionOps opba_ops = {
369 .old_mmio = {
370 .read = { opba_readb, opba_readw, opba_readl, },
371 .write = { opba_writeb, opba_writew, opba_writel, },
372 },
373 .endianness = DEVICE_NATIVE_ENDIAN,
374 };
375
376 static void ppc4xx_opba_reset (void *opaque)
377 {
378 ppc4xx_opba_t *opba;
379
380 opba = opaque;
381 opba->cr = 0x00; /* No dynamic priorities - park disabled */
382 opba->pr = 0x11;
383 }
384
385 static void ppc4xx_opba_init(target_phys_addr_t base)
386 {
387 ppc4xx_opba_t *opba;
388
389 opba = g_malloc0(sizeof(ppc4xx_opba_t));
390 #ifdef DEBUG_OPBA
391 printf("%s: offset " TARGET_FMT_plx "\n", __func__, base);
392 #endif
393 memory_region_init_io(&opba->io, &opba_ops, opba, "opba", 0x002);
394 memory_region_add_subregion(get_system_memory(), base, &opba->io);
395 qemu_register_reset(ppc4xx_opba_reset, opba);
396 }
397
398 /*****************************************************************************/
399 /* Code decompression controller */
400 /* XXX: TODO */
401
402 /*****************************************************************************/
403 /* Peripheral controller */
404 typedef struct ppc4xx_ebc_t ppc4xx_ebc_t;
405 struct ppc4xx_ebc_t {
406 uint32_t addr;
407 uint32_t bcr[8];
408 uint32_t bap[8];
409 uint32_t bear;
410 uint32_t besr0;
411 uint32_t besr1;
412 uint32_t cfg;
413 };
414
415 enum {
416 EBC0_CFGADDR = 0x012,
417 EBC0_CFGDATA = 0x013,
418 };
419
420 static uint32_t dcr_read_ebc (void *opaque, int dcrn)
421 {
422 ppc4xx_ebc_t *ebc;
423 uint32_t ret;
424
425 ebc = opaque;
426 switch (dcrn) {
427 case EBC0_CFGADDR:
428 ret = ebc->addr;
429 break;
430 case EBC0_CFGDATA:
431 switch (ebc->addr) {
432 case 0x00: /* B0CR */
433 ret = ebc->bcr[0];
434 break;
435 case 0x01: /* B1CR */
436 ret = ebc->bcr[1];
437 break;
438 case 0x02: /* B2CR */
439 ret = ebc->bcr[2];
440 break;
441 case 0x03: /* B3CR */
442 ret = ebc->bcr[3];
443 break;
444 case 0x04: /* B4CR */
445 ret = ebc->bcr[4];
446 break;
447 case 0x05: /* B5CR */
448 ret = ebc->bcr[5];
449 break;
450 case 0x06: /* B6CR */
451 ret = ebc->bcr[6];
452 break;
453 case 0x07: /* B7CR */
454 ret = ebc->bcr[7];
455 break;
456 case 0x10: /* B0AP */
457 ret = ebc->bap[0];
458 break;
459 case 0x11: /* B1AP */
460 ret = ebc->bap[1];
461 break;
462 case 0x12: /* B2AP */
463 ret = ebc->bap[2];
464 break;
465 case 0x13: /* B3AP */
466 ret = ebc->bap[3];
467 break;
468 case 0x14: /* B4AP */
469 ret = ebc->bap[4];
470 break;
471 case 0x15: /* B5AP */
472 ret = ebc->bap[5];
473 break;
474 case 0x16: /* B6AP */
475 ret = ebc->bap[6];
476 break;
477 case 0x17: /* B7AP */
478 ret = ebc->bap[7];
479 break;
480 case 0x20: /* BEAR */
481 ret = ebc->bear;
482 break;
483 case 0x21: /* BESR0 */
484 ret = ebc->besr0;
485 break;
486 case 0x22: /* BESR1 */
487 ret = ebc->besr1;
488 break;
489 case 0x23: /* CFG */
490 ret = ebc->cfg;
491 break;
492 default:
493 ret = 0x00000000;
494 break;
495 }
496 break;
497 default:
498 ret = 0x00000000;
499 break;
500 }
501
502 return ret;
503 }
504
505 static void dcr_write_ebc (void *opaque, int dcrn, uint32_t val)
506 {
507 ppc4xx_ebc_t *ebc;
508
509 ebc = opaque;
510 switch (dcrn) {
511 case EBC0_CFGADDR:
512 ebc->addr = val;
513 break;
514 case EBC0_CFGDATA:
515 switch (ebc->addr) {
516 case 0x00: /* B0CR */
517 break;
518 case 0x01: /* B1CR */
519 break;
520 case 0x02: /* B2CR */
521 break;
522 case 0x03: /* B3CR */
523 break;
524 case 0x04: /* B4CR */
525 break;
526 case 0x05: /* B5CR */
527 break;
528 case 0x06: /* B6CR */
529 break;
530 case 0x07: /* B7CR */
531 break;
532 case 0x10: /* B0AP */
533 break;
534 case 0x11: /* B1AP */
535 break;
536 case 0x12: /* B2AP */
537 break;
538 case 0x13: /* B3AP */
539 break;
540 case 0x14: /* B4AP */
541 break;
542 case 0x15: /* B5AP */
543 break;
544 case 0x16: /* B6AP */
545 break;
546 case 0x17: /* B7AP */
547 break;
548 case 0x20: /* BEAR */
549 break;
550 case 0x21: /* BESR0 */
551 break;
552 case 0x22: /* BESR1 */
553 break;
554 case 0x23: /* CFG */
555 break;
556 default:
557 break;
558 }
559 break;
560 default:
561 break;
562 }
563 }
564
565 static void ebc_reset (void *opaque)
566 {
567 ppc4xx_ebc_t *ebc;
568 int i;
569
570 ebc = opaque;
571 ebc->addr = 0x00000000;
572 ebc->bap[0] = 0x7F8FFE80;
573 ebc->bcr[0] = 0xFFE28000;
574 for (i = 0; i < 8; i++) {
575 ebc->bap[i] = 0x00000000;
576 ebc->bcr[i] = 0x00000000;
577 }
578 ebc->besr0 = 0x00000000;
579 ebc->besr1 = 0x00000000;
580 ebc->cfg = 0x80400000;
581 }
582
583 static void ppc405_ebc_init(CPUPPCState *env)
584 {
585 ppc4xx_ebc_t *ebc;
586
587 ebc = g_malloc0(sizeof(ppc4xx_ebc_t));
588 qemu_register_reset(&ebc_reset, ebc);
589 ppc_dcr_register(env, EBC0_CFGADDR,
590 ebc, &dcr_read_ebc, &dcr_write_ebc);
591 ppc_dcr_register(env, EBC0_CFGDATA,
592 ebc, &dcr_read_ebc, &dcr_write_ebc);
593 }
594
595 /*****************************************************************************/
596 /* DMA controller */
597 enum {
598 DMA0_CR0 = 0x100,
599 DMA0_CT0 = 0x101,
600 DMA0_DA0 = 0x102,
601 DMA0_SA0 = 0x103,
602 DMA0_SG0 = 0x104,
603 DMA0_CR1 = 0x108,
604 DMA0_CT1 = 0x109,
605 DMA0_DA1 = 0x10A,
606 DMA0_SA1 = 0x10B,
607 DMA0_SG1 = 0x10C,
608 DMA0_CR2 = 0x110,
609 DMA0_CT2 = 0x111,
610 DMA0_DA2 = 0x112,
611 DMA0_SA2 = 0x113,
612 DMA0_SG2 = 0x114,
613 DMA0_CR3 = 0x118,
614 DMA0_CT3 = 0x119,
615 DMA0_DA3 = 0x11A,
616 DMA0_SA3 = 0x11B,
617 DMA0_SG3 = 0x11C,
618 DMA0_SR = 0x120,
619 DMA0_SGC = 0x123,
620 DMA0_SLP = 0x125,
621 DMA0_POL = 0x126,
622 };
623
624 typedef struct ppc405_dma_t ppc405_dma_t;
625 struct ppc405_dma_t {
626 qemu_irq irqs[4];
627 uint32_t cr[4];
628 uint32_t ct[4];
629 uint32_t da[4];
630 uint32_t sa[4];
631 uint32_t sg[4];
632 uint32_t sr;
633 uint32_t sgc;
634 uint32_t slp;
635 uint32_t pol;
636 };
637
638 static uint32_t dcr_read_dma (void *opaque, int dcrn)
639 {
640 return 0;
641 }
642
643 static void dcr_write_dma (void *opaque, int dcrn, uint32_t val)
644 {
645 }
646
647 static void ppc405_dma_reset (void *opaque)
648 {
649 ppc405_dma_t *dma;
650 int i;
651
652 dma = opaque;
653 for (i = 0; i < 4; i++) {
654 dma->cr[i] = 0x00000000;
655 dma->ct[i] = 0x00000000;
656 dma->da[i] = 0x00000000;
657 dma->sa[i] = 0x00000000;
658 dma->sg[i] = 0x00000000;
659 }
660 dma->sr = 0x00000000;
661 dma->sgc = 0x00000000;
662 dma->slp = 0x7C000000;
663 dma->pol = 0x00000000;
664 }
665
666 static void ppc405_dma_init(CPUPPCState *env, qemu_irq irqs[4])
667 {
668 ppc405_dma_t *dma;
669
670 dma = g_malloc0(sizeof(ppc405_dma_t));
671 memcpy(dma->irqs, irqs, 4 * sizeof(qemu_irq));
672 qemu_register_reset(&ppc405_dma_reset, dma);
673 ppc_dcr_register(env, DMA0_CR0,
674 dma, &dcr_read_dma, &dcr_write_dma);
675 ppc_dcr_register(env, DMA0_CT0,
676 dma, &dcr_read_dma, &dcr_write_dma);
677 ppc_dcr_register(env, DMA0_DA0,
678 dma, &dcr_read_dma, &dcr_write_dma);
679 ppc_dcr_register(env, DMA0_SA0,
680 dma, &dcr_read_dma, &dcr_write_dma);
681 ppc_dcr_register(env, DMA0_SG0,
682 dma, &dcr_read_dma, &dcr_write_dma);
683 ppc_dcr_register(env, DMA0_CR1,
684 dma, &dcr_read_dma, &dcr_write_dma);
685 ppc_dcr_register(env, DMA0_CT1,
686 dma, &dcr_read_dma, &dcr_write_dma);
687 ppc_dcr_register(env, DMA0_DA1,
688 dma, &dcr_read_dma, &dcr_write_dma);
689 ppc_dcr_register(env, DMA0_SA1,
690 dma, &dcr_read_dma, &dcr_write_dma);
691 ppc_dcr_register(env, DMA0_SG1,
692 dma, &dcr_read_dma, &dcr_write_dma);
693 ppc_dcr_register(env, DMA0_CR2,
694 dma, &dcr_read_dma, &dcr_write_dma);
695 ppc_dcr_register(env, DMA0_CT2,
696 dma, &dcr_read_dma, &dcr_write_dma);
697 ppc_dcr_register(env, DMA0_DA2,
698 dma, &dcr_read_dma, &dcr_write_dma);
699 ppc_dcr_register(env, DMA0_SA2,
700 dma, &dcr_read_dma, &dcr_write_dma);
701 ppc_dcr_register(env, DMA0_SG2,
702 dma, &dcr_read_dma, &dcr_write_dma);
703 ppc_dcr_register(env, DMA0_CR3,
704 dma, &dcr_read_dma, &dcr_write_dma);
705 ppc_dcr_register(env, DMA0_CT3,
706 dma, &dcr_read_dma, &dcr_write_dma);
707 ppc_dcr_register(env, DMA0_DA3,
708 dma, &dcr_read_dma, &dcr_write_dma);
709 ppc_dcr_register(env, DMA0_SA3,
710 dma, &dcr_read_dma, &dcr_write_dma);
711 ppc_dcr_register(env, DMA0_SG3,
712 dma, &dcr_read_dma, &dcr_write_dma);
713 ppc_dcr_register(env, DMA0_SR,
714 dma, &dcr_read_dma, &dcr_write_dma);
715 ppc_dcr_register(env, DMA0_SGC,
716 dma, &dcr_read_dma, &dcr_write_dma);
717 ppc_dcr_register(env, DMA0_SLP,
718 dma, &dcr_read_dma, &dcr_write_dma);
719 ppc_dcr_register(env, DMA0_POL,
720 dma, &dcr_read_dma, &dcr_write_dma);
721 }
722
723 /*****************************************************************************/
724 /* GPIO */
725 typedef struct ppc405_gpio_t ppc405_gpio_t;
726 struct ppc405_gpio_t {
727 MemoryRegion io;
728 uint32_t or;
729 uint32_t tcr;
730 uint32_t osrh;
731 uint32_t osrl;
732 uint32_t tsrh;
733 uint32_t tsrl;
734 uint32_t odr;
735 uint32_t ir;
736 uint32_t rr1;
737 uint32_t isr1h;
738 uint32_t isr1l;
739 };
740
741 static uint32_t ppc405_gpio_readb (void *opaque, target_phys_addr_t addr)
742 {
743 #ifdef DEBUG_GPIO
744 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
745 #endif
746
747 return 0;
748 }
749
750 static void ppc405_gpio_writeb (void *opaque,
751 target_phys_addr_t addr, uint32_t value)
752 {
753 #ifdef DEBUG_GPIO
754 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
755 value);
756 #endif
757 }
758
759 static uint32_t ppc405_gpio_readw (void *opaque, target_phys_addr_t addr)
760 {
761 #ifdef DEBUG_GPIO
762 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
763 #endif
764
765 return 0;
766 }
767
768 static void ppc405_gpio_writew (void *opaque,
769 target_phys_addr_t addr, uint32_t value)
770 {
771 #ifdef DEBUG_GPIO
772 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
773 value);
774 #endif
775 }
776
777 static uint32_t ppc405_gpio_readl (void *opaque, target_phys_addr_t addr)
778 {
779 #ifdef DEBUG_GPIO
780 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
781 #endif
782
783 return 0;
784 }
785
786 static void ppc405_gpio_writel (void *opaque,
787 target_phys_addr_t addr, uint32_t value)
788 {
789 #ifdef DEBUG_GPIO
790 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
791 value);
792 #endif
793 }
794
795 static const MemoryRegionOps ppc405_gpio_ops = {
796 .old_mmio = {
797 .read = { ppc405_gpio_readb, ppc405_gpio_readw, ppc405_gpio_readl, },
798 .write = { ppc405_gpio_writeb, ppc405_gpio_writew, ppc405_gpio_writel, },
799 },
800 .endianness = DEVICE_NATIVE_ENDIAN,
801 };
802
803 static void ppc405_gpio_reset (void *opaque)
804 {
805 }
806
807 static void ppc405_gpio_init(target_phys_addr_t base)
808 {
809 ppc405_gpio_t *gpio;
810
811 gpio = g_malloc0(sizeof(ppc405_gpio_t));
812 #ifdef DEBUG_GPIO
813 printf("%s: offset " TARGET_FMT_plx "\n", __func__, base);
814 #endif
815 memory_region_init_io(&gpio->io, &ppc405_gpio_ops, gpio, "pgio", 0x038);
816 memory_region_add_subregion(get_system_memory(), base, &gpio->io);
817 qemu_register_reset(&ppc405_gpio_reset, gpio);
818 }
819
820 /*****************************************************************************/
821 /* On Chip Memory */
822 enum {
823 OCM0_ISARC = 0x018,
824 OCM0_ISACNTL = 0x019,
825 OCM0_DSARC = 0x01A,
826 OCM0_DSACNTL = 0x01B,
827 };
828
829 typedef struct ppc405_ocm_t ppc405_ocm_t;
830 struct ppc405_ocm_t {
831 MemoryRegion ram;
832 MemoryRegion isarc_ram;
833 MemoryRegion dsarc_ram;
834 uint32_t isarc;
835 uint32_t isacntl;
836 uint32_t dsarc;
837 uint32_t dsacntl;
838 };
839
840 static void ocm_update_mappings (ppc405_ocm_t *ocm,
841 uint32_t isarc, uint32_t isacntl,
842 uint32_t dsarc, uint32_t dsacntl)
843 {
844 #ifdef DEBUG_OCM
845 printf("OCM update ISA %08" PRIx32 " %08" PRIx32 " (%08" PRIx32
846 " %08" PRIx32 ") DSA %08" PRIx32 " %08" PRIx32
847 " (%08" PRIx32 " %08" PRIx32 ")\n",
848 isarc, isacntl, dsarc, dsacntl,
849 ocm->isarc, ocm->isacntl, ocm->dsarc, ocm->dsacntl);
850 #endif
851 if (ocm->isarc != isarc ||
852 (ocm->isacntl & 0x80000000) != (isacntl & 0x80000000)) {
853 if (ocm->isacntl & 0x80000000) {
854 /* Unmap previously assigned memory region */
855 printf("OCM unmap ISA %08" PRIx32 "\n", ocm->isarc);
856 memory_region_del_subregion(get_system_memory(), &ocm->isarc_ram);
857 }
858 if (isacntl & 0x80000000) {
859 /* Map new instruction memory region */
860 #ifdef DEBUG_OCM
861 printf("OCM map ISA %08" PRIx32 "\n", isarc);
862 #endif
863 memory_region_add_subregion(get_system_memory(), isarc,
864 &ocm->isarc_ram);
865 }
866 }
867 if (ocm->dsarc != dsarc ||
868 (ocm->dsacntl & 0x80000000) != (dsacntl & 0x80000000)) {
869 if (ocm->dsacntl & 0x80000000) {
870 /* Beware not to unmap the region we just mapped */
871 if (!(isacntl & 0x80000000) || ocm->dsarc != isarc) {
872 /* Unmap previously assigned memory region */
873 #ifdef DEBUG_OCM
874 printf("OCM unmap DSA %08" PRIx32 "\n", ocm->dsarc);
875 #endif
876 memory_region_del_subregion(get_system_memory(),
877 &ocm->dsarc_ram);
878 }
879 }
880 if (dsacntl & 0x80000000) {
881 /* Beware not to remap the region we just mapped */
882 if (!(isacntl & 0x80000000) || dsarc != isarc) {
883 /* Map new data memory region */
884 #ifdef DEBUG_OCM
885 printf("OCM map DSA %08" PRIx32 "\n", dsarc);
886 #endif
887 memory_region_add_subregion(get_system_memory(), dsarc,
888 &ocm->dsarc_ram);
889 }
890 }
891 }
892 }
893
894 static uint32_t dcr_read_ocm (void *opaque, int dcrn)
895 {
896 ppc405_ocm_t *ocm;
897 uint32_t ret;
898
899 ocm = opaque;
900 switch (dcrn) {
901 case OCM0_ISARC:
902 ret = ocm->isarc;
903 break;
904 case OCM0_ISACNTL:
905 ret = ocm->isacntl;
906 break;
907 case OCM0_DSARC:
908 ret = ocm->dsarc;
909 break;
910 case OCM0_DSACNTL:
911 ret = ocm->dsacntl;
912 break;
913 default:
914 ret = 0;
915 break;
916 }
917
918 return ret;
919 }
920
921 static void dcr_write_ocm (void *opaque, int dcrn, uint32_t val)
922 {
923 ppc405_ocm_t *ocm;
924 uint32_t isarc, dsarc, isacntl, dsacntl;
925
926 ocm = opaque;
927 isarc = ocm->isarc;
928 dsarc = ocm->dsarc;
929 isacntl = ocm->isacntl;
930 dsacntl = ocm->dsacntl;
931 switch (dcrn) {
932 case OCM0_ISARC:
933 isarc = val & 0xFC000000;
934 break;
935 case OCM0_ISACNTL:
936 isacntl = val & 0xC0000000;
937 break;
938 case OCM0_DSARC:
939 isarc = val & 0xFC000000;
940 break;
941 case OCM0_DSACNTL:
942 isacntl = val & 0xC0000000;
943 break;
944 }
945 ocm_update_mappings(ocm, isarc, isacntl, dsarc, dsacntl);
946 ocm->isarc = isarc;
947 ocm->dsarc = dsarc;
948 ocm->isacntl = isacntl;
949 ocm->dsacntl = dsacntl;
950 }
951
952 static void ocm_reset (void *opaque)
953 {
954 ppc405_ocm_t *ocm;
955 uint32_t isarc, dsarc, isacntl, dsacntl;
956
957 ocm = opaque;
958 isarc = 0x00000000;
959 isacntl = 0x00000000;
960 dsarc = 0x00000000;
961 dsacntl = 0x00000000;
962 ocm_update_mappings(ocm, isarc, isacntl, dsarc, dsacntl);
963 ocm->isarc = isarc;
964 ocm->dsarc = dsarc;
965 ocm->isacntl = isacntl;
966 ocm->dsacntl = dsacntl;
967 }
968
969 static void ppc405_ocm_init(CPUPPCState *env)
970 {
971 ppc405_ocm_t *ocm;
972
973 ocm = g_malloc0(sizeof(ppc405_ocm_t));
974 /* XXX: Size is 4096 or 0x04000000 */
975 memory_region_init_ram(&ocm->isarc_ram, "ppc405.ocm", 4096);
976 vmstate_register_ram_global(&ocm->isarc_ram);
977 memory_region_init_alias(&ocm->dsarc_ram, "ppc405.dsarc", &ocm->isarc_ram,
978 0, 4096);
979 qemu_register_reset(&ocm_reset, ocm);
980 ppc_dcr_register(env, OCM0_ISARC,
981 ocm, &dcr_read_ocm, &dcr_write_ocm);
982 ppc_dcr_register(env, OCM0_ISACNTL,
983 ocm, &dcr_read_ocm, &dcr_write_ocm);
984 ppc_dcr_register(env, OCM0_DSARC,
985 ocm, &dcr_read_ocm, &dcr_write_ocm);
986 ppc_dcr_register(env, OCM0_DSACNTL,
987 ocm, &dcr_read_ocm, &dcr_write_ocm);
988 }
989
990 /*****************************************************************************/
991 /* I2C controller */
992 typedef struct ppc4xx_i2c_t ppc4xx_i2c_t;
993 struct ppc4xx_i2c_t {
994 qemu_irq irq;
995 MemoryRegion iomem;
996 uint8_t mdata;
997 uint8_t lmadr;
998 uint8_t hmadr;
999 uint8_t cntl;
1000 uint8_t mdcntl;
1001 uint8_t sts;
1002 uint8_t extsts;
1003 uint8_t sdata;
1004 uint8_t lsadr;
1005 uint8_t hsadr;
1006 uint8_t clkdiv;
1007 uint8_t intrmsk;
1008 uint8_t xfrcnt;
1009 uint8_t xtcntlss;
1010 uint8_t directcntl;
1011 };
1012
1013 static uint32_t ppc4xx_i2c_readb (void *opaque, target_phys_addr_t addr)
1014 {
1015 ppc4xx_i2c_t *i2c;
1016 uint32_t ret;
1017
1018 #ifdef DEBUG_I2C
1019 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
1020 #endif
1021 i2c = opaque;
1022 switch (addr) {
1023 case 0x00:
1024 // i2c_readbyte(&i2c->mdata);
1025 ret = i2c->mdata;
1026 break;
1027 case 0x02:
1028 ret = i2c->sdata;
1029 break;
1030 case 0x04:
1031 ret = i2c->lmadr;
1032 break;
1033 case 0x05:
1034 ret = i2c->hmadr;
1035 break;
1036 case 0x06:
1037 ret = i2c->cntl;
1038 break;
1039 case 0x07:
1040 ret = i2c->mdcntl;
1041 break;
1042 case 0x08:
1043 ret = i2c->sts;
1044 break;
1045 case 0x09:
1046 ret = i2c->extsts;
1047 break;
1048 case 0x0A:
1049 ret = i2c->lsadr;
1050 break;
1051 case 0x0B:
1052 ret = i2c->hsadr;
1053 break;
1054 case 0x0C:
1055 ret = i2c->clkdiv;
1056 break;
1057 case 0x0D:
1058 ret = i2c->intrmsk;
1059 break;
1060 case 0x0E:
1061 ret = i2c->xfrcnt;
1062 break;
1063 case 0x0F:
1064 ret = i2c->xtcntlss;
1065 break;
1066 case 0x10:
1067 ret = i2c->directcntl;
1068 break;
1069 default:
1070 ret = 0x00;
1071 break;
1072 }
1073 #ifdef DEBUG_I2C
1074 printf("%s: addr " TARGET_FMT_plx " %02" PRIx32 "\n", __func__, addr, ret);
1075 #endif
1076
1077 return ret;
1078 }
1079
1080 static void ppc4xx_i2c_writeb (void *opaque,
1081 target_phys_addr_t addr, uint32_t value)
1082 {
1083 ppc4xx_i2c_t *i2c;
1084
1085 #ifdef DEBUG_I2C
1086 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
1087 value);
1088 #endif
1089 i2c = opaque;
1090 switch (addr) {
1091 case 0x00:
1092 i2c->mdata = value;
1093 // i2c_sendbyte(&i2c->mdata);
1094 break;
1095 case 0x02:
1096 i2c->sdata = value;
1097 break;
1098 case 0x04:
1099 i2c->lmadr = value;
1100 break;
1101 case 0x05:
1102 i2c->hmadr = value;
1103 break;
1104 case 0x06:
1105 i2c->cntl = value;
1106 break;
1107 case 0x07:
1108 i2c->mdcntl = value & 0xDF;
1109 break;
1110 case 0x08:
1111 i2c->sts &= ~(value & 0x0A);
1112 break;
1113 case 0x09:
1114 i2c->extsts &= ~(value & 0x8F);
1115 break;
1116 case 0x0A:
1117 i2c->lsadr = value;
1118 break;
1119 case 0x0B:
1120 i2c->hsadr = value;
1121 break;
1122 case 0x0C:
1123 i2c->clkdiv = value;
1124 break;
1125 case 0x0D:
1126 i2c->intrmsk = value;
1127 break;
1128 case 0x0E:
1129 i2c->xfrcnt = value & 0x77;
1130 break;
1131 case 0x0F:
1132 i2c->xtcntlss = value;
1133 break;
1134 case 0x10:
1135 i2c->directcntl = value & 0x7;
1136 break;
1137 }
1138 }
1139
1140 static uint32_t ppc4xx_i2c_readw (void *opaque, target_phys_addr_t addr)
1141 {
1142 uint32_t ret;
1143
1144 #ifdef DEBUG_I2C
1145 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
1146 #endif
1147 ret = ppc4xx_i2c_readb(opaque, addr) << 8;
1148 ret |= ppc4xx_i2c_readb(opaque, addr + 1);
1149
1150 return ret;
1151 }
1152
1153 static void ppc4xx_i2c_writew (void *opaque,
1154 target_phys_addr_t addr, uint32_t value)
1155 {
1156 #ifdef DEBUG_I2C
1157 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
1158 value);
1159 #endif
1160 ppc4xx_i2c_writeb(opaque, addr, value >> 8);
1161 ppc4xx_i2c_writeb(opaque, addr + 1, value);
1162 }
1163
1164 static uint32_t ppc4xx_i2c_readl (void *opaque, target_phys_addr_t addr)
1165 {
1166 uint32_t ret;
1167
1168 #ifdef DEBUG_I2C
1169 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
1170 #endif
1171 ret = ppc4xx_i2c_readb(opaque, addr) << 24;
1172 ret |= ppc4xx_i2c_readb(opaque, addr + 1) << 16;
1173 ret |= ppc4xx_i2c_readb(opaque, addr + 2) << 8;
1174 ret |= ppc4xx_i2c_readb(opaque, addr + 3);
1175
1176 return ret;
1177 }
1178
1179 static void ppc4xx_i2c_writel (void *opaque,
1180 target_phys_addr_t addr, uint32_t value)
1181 {
1182 #ifdef DEBUG_I2C
1183 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
1184 value);
1185 #endif
1186 ppc4xx_i2c_writeb(opaque, addr, value >> 24);
1187 ppc4xx_i2c_writeb(opaque, addr + 1, value >> 16);
1188 ppc4xx_i2c_writeb(opaque, addr + 2, value >> 8);
1189 ppc4xx_i2c_writeb(opaque, addr + 3, value);
1190 }
1191
1192 static const MemoryRegionOps i2c_ops = {
1193 .old_mmio = {
1194 .read = { ppc4xx_i2c_readb, ppc4xx_i2c_readw, ppc4xx_i2c_readl, },
1195 .write = { ppc4xx_i2c_writeb, ppc4xx_i2c_writew, ppc4xx_i2c_writel, },
1196 },
1197 .endianness = DEVICE_NATIVE_ENDIAN,
1198 };
1199
1200 static void ppc4xx_i2c_reset (void *opaque)
1201 {
1202 ppc4xx_i2c_t *i2c;
1203
1204 i2c = opaque;
1205 i2c->mdata = 0x00;
1206 i2c->sdata = 0x00;
1207 i2c->cntl = 0x00;
1208 i2c->mdcntl = 0x00;
1209 i2c->sts = 0x00;
1210 i2c->extsts = 0x00;
1211 i2c->clkdiv = 0x00;
1212 i2c->xfrcnt = 0x00;
1213 i2c->directcntl = 0x0F;
1214 }
1215
1216 static void ppc405_i2c_init(target_phys_addr_t base, qemu_irq irq)
1217 {
1218 ppc4xx_i2c_t *i2c;
1219
1220 i2c = g_malloc0(sizeof(ppc4xx_i2c_t));
1221 i2c->irq = irq;
1222 #ifdef DEBUG_I2C
1223 printf("%s: offset " TARGET_FMT_plx "\n", __func__, base);
1224 #endif
1225 memory_region_init_io(&i2c->iomem, &i2c_ops, i2c, "i2c", 0x011);
1226 memory_region_add_subregion(get_system_memory(), base, &i2c->iomem);
1227 qemu_register_reset(ppc4xx_i2c_reset, i2c);
1228 }
1229
1230 /*****************************************************************************/
1231 /* General purpose timers */
1232 typedef struct ppc4xx_gpt_t ppc4xx_gpt_t;
1233 struct ppc4xx_gpt_t {
1234 MemoryRegion iomem;
1235 int64_t tb_offset;
1236 uint32_t tb_freq;
1237 struct QEMUTimer *timer;
1238 qemu_irq irqs[5];
1239 uint32_t oe;
1240 uint32_t ol;
1241 uint32_t im;
1242 uint32_t is;
1243 uint32_t ie;
1244 uint32_t comp[5];
1245 uint32_t mask[5];
1246 };
1247
1248 static uint32_t ppc4xx_gpt_readb (void *opaque, target_phys_addr_t addr)
1249 {
1250 #ifdef DEBUG_GPT
1251 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
1252 #endif
1253 /* XXX: generate a bus fault */
1254 return -1;
1255 }
1256
1257 static void ppc4xx_gpt_writeb (void *opaque,
1258 target_phys_addr_t addr, uint32_t value)
1259 {
1260 #ifdef DEBUG_I2C
1261 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
1262 value);
1263 #endif
1264 /* XXX: generate a bus fault */
1265 }
1266
1267 static uint32_t ppc4xx_gpt_readw (void *opaque, target_phys_addr_t addr)
1268 {
1269 #ifdef DEBUG_GPT
1270 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
1271 #endif
1272 /* XXX: generate a bus fault */
1273 return -1;
1274 }
1275
1276 static void ppc4xx_gpt_writew (void *opaque,
1277 target_phys_addr_t addr, uint32_t value)
1278 {
1279 #ifdef DEBUG_I2C
1280 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
1281 value);
1282 #endif
1283 /* XXX: generate a bus fault */
1284 }
1285
1286 static int ppc4xx_gpt_compare (ppc4xx_gpt_t *gpt, int n)
1287 {
1288 /* XXX: TODO */
1289 return 0;
1290 }
1291
1292 static void ppc4xx_gpt_set_output (ppc4xx_gpt_t *gpt, int n, int level)
1293 {
1294 /* XXX: TODO */
1295 }
1296
1297 static void ppc4xx_gpt_set_outputs (ppc4xx_gpt_t *gpt)
1298 {
1299 uint32_t mask;
1300 int i;
1301
1302 mask = 0x80000000;
1303 for (i = 0; i < 5; i++) {
1304 if (gpt->oe & mask) {
1305 /* Output is enabled */
1306 if (ppc4xx_gpt_compare(gpt, i)) {
1307 /* Comparison is OK */
1308 ppc4xx_gpt_set_output(gpt, i, gpt->ol & mask);
1309 } else {
1310 /* Comparison is KO */
1311 ppc4xx_gpt_set_output(gpt, i, gpt->ol & mask ? 0 : 1);
1312 }
1313 }
1314 mask = mask >> 1;
1315 }
1316 }
1317
1318 static void ppc4xx_gpt_set_irqs (ppc4xx_gpt_t *gpt)
1319 {
1320 uint32_t mask;
1321 int i;
1322
1323 mask = 0x00008000;
1324 for (i = 0; i < 5; i++) {
1325 if (gpt->is & gpt->im & mask)
1326 qemu_irq_raise(gpt->irqs[i]);
1327 else
1328 qemu_irq_lower(gpt->irqs[i]);
1329 mask = mask >> 1;
1330 }
1331 }
1332
1333 static void ppc4xx_gpt_compute_timer (ppc4xx_gpt_t *gpt)
1334 {
1335 /* XXX: TODO */
1336 }
1337
1338 static uint32_t ppc4xx_gpt_readl (void *opaque, target_phys_addr_t addr)
1339 {
1340 ppc4xx_gpt_t *gpt;
1341 uint32_t ret;
1342 int idx;
1343
1344 #ifdef DEBUG_GPT
1345 printf("%s: addr " TARGET_FMT_plx "\n", __func__, addr);
1346 #endif
1347 gpt = opaque;
1348 switch (addr) {
1349 case 0x00:
1350 /* Time base counter */
1351 ret = muldiv64(qemu_get_clock_ns(vm_clock) + gpt->tb_offset,
1352 gpt->tb_freq, get_ticks_per_sec());
1353 break;
1354 case 0x10:
1355 /* Output enable */
1356 ret = gpt->oe;
1357 break;
1358 case 0x14:
1359 /* Output level */
1360 ret = gpt->ol;
1361 break;
1362 case 0x18:
1363 /* Interrupt mask */
1364 ret = gpt->im;
1365 break;
1366 case 0x1C:
1367 case 0x20:
1368 /* Interrupt status */
1369 ret = gpt->is;
1370 break;
1371 case 0x24:
1372 /* Interrupt enable */
1373 ret = gpt->ie;
1374 break;
1375 case 0x80 ... 0x90:
1376 /* Compare timer */
1377 idx = (addr - 0x80) >> 2;
1378 ret = gpt->comp[idx];
1379 break;
1380 case 0xC0 ... 0xD0:
1381 /* Compare mask */
1382 idx = (addr - 0xC0) >> 2;
1383 ret = gpt->mask[idx];
1384 break;
1385 default:
1386 ret = -1;
1387 break;
1388 }
1389
1390 return ret;
1391 }
1392
1393 static void ppc4xx_gpt_writel (void *opaque,
1394 target_phys_addr_t addr, uint32_t value)
1395 {
1396 ppc4xx_gpt_t *gpt;
1397 int idx;
1398
1399 #ifdef DEBUG_I2C
1400 printf("%s: addr " TARGET_FMT_plx " val %08" PRIx32 "\n", __func__, addr,
1401 value);
1402 #endif
1403 gpt = opaque;
1404 switch (addr) {
1405 case 0x00:
1406 /* Time base counter */
1407 gpt->tb_offset = muldiv64(value, get_ticks_per_sec(), gpt->tb_freq)
1408 - qemu_get_clock_ns(vm_clock);
1409 ppc4xx_gpt_compute_timer(gpt);
1410 break;
1411 case 0x10:
1412 /* Output enable */
1413 gpt->oe = value & 0xF8000000;
1414 ppc4xx_gpt_set_outputs(gpt);
1415 break;
1416 case 0x14:
1417 /* Output level */
1418 gpt->ol = value & 0xF8000000;
1419 ppc4xx_gpt_set_outputs(gpt);
1420 break;
1421 case 0x18:
1422 /* Interrupt mask */
1423 gpt->im = value & 0x0000F800;
1424 break;
1425 case 0x1C:
1426 /* Interrupt status set */
1427 gpt->is |= value & 0x0000F800;
1428 ppc4xx_gpt_set_irqs(gpt);
1429 break;
1430 case 0x20:
1431 /* Interrupt status clear */
1432 gpt->is &= ~(value & 0x0000F800);
1433 ppc4xx_gpt_set_irqs(gpt);
1434 break;
1435 case 0x24:
1436 /* Interrupt enable */
1437 gpt->ie = value & 0x0000F800;
1438 ppc4xx_gpt_set_irqs(gpt);
1439 break;
1440 case 0x80 ... 0x90:
1441 /* Compare timer */
1442 idx = (addr - 0x80) >> 2;
1443 gpt->comp[idx] = value & 0xF8000000;
1444 ppc4xx_gpt_compute_timer(gpt);
1445 break;
1446 case 0xC0 ... 0xD0:
1447 /* Compare mask */
1448 idx = (addr - 0xC0) >> 2;
1449 gpt->mask[idx] = value & 0xF8000000;
1450 ppc4xx_gpt_compute_timer(gpt);
1451 break;
1452 }
1453 }
1454
1455 static const MemoryRegionOps gpt_ops = {
1456 .old_mmio = {
1457 .read = { ppc4xx_gpt_readb, ppc4xx_gpt_readw, ppc4xx_gpt_readl, },
1458 .write = { ppc4xx_gpt_writeb, ppc4xx_gpt_writew, ppc4xx_gpt_writel, },
1459 },
1460 .endianness = DEVICE_NATIVE_ENDIAN,
1461 };
1462
1463 static void ppc4xx_gpt_cb (void *opaque)
1464 {
1465 ppc4xx_gpt_t *gpt;
1466
1467 gpt = opaque;
1468 ppc4xx_gpt_set_irqs(gpt);
1469 ppc4xx_gpt_set_outputs(gpt);
1470 ppc4xx_gpt_compute_timer(gpt);
1471 }
1472
1473 static void ppc4xx_gpt_reset (void *opaque)
1474 {
1475 ppc4xx_gpt_t *gpt;
1476 int i;
1477
1478 gpt = opaque;
1479 qemu_del_timer(gpt->timer);
1480 gpt->oe = 0x00000000;
1481 gpt->ol = 0x00000000;
1482 gpt->im = 0x00000000;
1483 gpt->is = 0x00000000;
1484 gpt->ie = 0x00000000;
1485 for (i = 0; i < 5; i++) {
1486 gpt->comp[i] = 0x00000000;
1487 gpt->mask[i] = 0x00000000;
1488 }
1489 }
1490
1491 static void ppc4xx_gpt_init(target_phys_addr_t base, qemu_irq irqs[5])
1492 {
1493 ppc4xx_gpt_t *gpt;
1494 int i;
1495
1496 gpt = g_malloc0(sizeof(ppc4xx_gpt_t));
1497 for (i = 0; i < 5; i++) {
1498 gpt->irqs[i] = irqs[i];
1499 }
1500 gpt->timer = qemu_new_timer_ns(vm_clock, &ppc4xx_gpt_cb, gpt);
1501 #ifdef DEBUG_GPT
1502 printf("%s: offset " TARGET_FMT_plx "\n", __func__, base);
1503 #endif
1504 memory_region_init_io(&gpt->iomem, &gpt_ops, gpt, "gpt", 0x0d4);
1505 memory_region_add_subregion(get_system_memory(), base, &gpt->iomem);
1506 qemu_register_reset(ppc4xx_gpt_reset, gpt);
1507 }
1508
1509 /*****************************************************************************/
1510 /* MAL */
1511 enum {
1512 MAL0_CFG = 0x180,
1513 MAL0_ESR = 0x181,
1514 MAL0_IER = 0x182,
1515 MAL0_TXCASR = 0x184,
1516 MAL0_TXCARR = 0x185,
1517 MAL0_TXEOBISR = 0x186,
1518 MAL0_TXDEIR = 0x187,
1519 MAL0_RXCASR = 0x190,
1520 MAL0_RXCARR = 0x191,
1521 MAL0_RXEOBISR = 0x192,
1522 MAL0_RXDEIR = 0x193,
1523 MAL0_TXCTP0R = 0x1A0,
1524 MAL0_TXCTP1R = 0x1A1,
1525 MAL0_TXCTP2R = 0x1A2,
1526 MAL0_TXCTP3R = 0x1A3,
1527 MAL0_RXCTP0R = 0x1C0,
1528 MAL0_RXCTP1R = 0x1C1,
1529 MAL0_RCBS0 = 0x1E0,
1530 MAL0_RCBS1 = 0x1E1,
1531 };
1532
1533 typedef struct ppc40x_mal_t ppc40x_mal_t;
1534 struct ppc40x_mal_t {
1535 qemu_irq irqs[4];
1536 uint32_t cfg;
1537 uint32_t esr;
1538 uint32_t ier;
1539 uint32_t txcasr;
1540 uint32_t txcarr;
1541 uint32_t txeobisr;
1542 uint32_t txdeir;
1543 uint32_t rxcasr;
1544 uint32_t rxcarr;
1545 uint32_t rxeobisr;
1546 uint32_t rxdeir;
1547 uint32_t txctpr[4];
1548 uint32_t rxctpr[2];
1549 uint32_t rcbs[2];
1550 };
1551
1552 static void ppc40x_mal_reset (void *opaque);
1553
1554 static uint32_t dcr_read_mal (void *opaque, int dcrn)
1555 {
1556 ppc40x_mal_t *mal;
1557 uint32_t ret;
1558
1559 mal = opaque;
1560 switch (dcrn) {
1561 case MAL0_CFG:
1562 ret = mal->cfg;
1563 break;
1564 case MAL0_ESR:
1565 ret = mal->esr;
1566 break;
1567 case MAL0_IER:
1568 ret = mal->ier;
1569 break;
1570 case MAL0_TXCASR:
1571 ret = mal->txcasr;
1572 break;
1573 case MAL0_TXCARR:
1574 ret = mal->txcarr;
1575 break;
1576 case MAL0_TXEOBISR:
1577 ret = mal->txeobisr;
1578 break;
1579 case MAL0_TXDEIR:
1580 ret = mal->txdeir;
1581 break;
1582 case MAL0_RXCASR:
1583 ret = mal->rxcasr;
1584 break;
1585 case MAL0_RXCARR:
1586 ret = mal->rxcarr;
1587 break;
1588 case MAL0_RXEOBISR:
1589 ret = mal->rxeobisr;
1590 break;
1591 case MAL0_RXDEIR:
1592 ret = mal->rxdeir;
1593 break;
1594 case MAL0_TXCTP0R:
1595 ret = mal->txctpr[0];
1596 break;
1597 case MAL0_TXCTP1R:
1598 ret = mal->txctpr[1];
1599 break;
1600 case MAL0_TXCTP2R:
1601 ret = mal->txctpr[2];
1602 break;
1603 case MAL0_TXCTP3R:
1604 ret = mal->txctpr[3];
1605 break;
1606 case MAL0_RXCTP0R:
1607 ret = mal->rxctpr[0];
1608 break;
1609 case MAL0_RXCTP1R:
1610 ret = mal->rxctpr[1];
1611 break;
1612 case MAL0_RCBS0:
1613 ret = mal->rcbs[0];
1614 break;
1615 case MAL0_RCBS1:
1616 ret = mal->rcbs[1];
1617 break;
1618 default:
1619 ret = 0;
1620 break;
1621 }
1622
1623 return ret;
1624 }
1625
1626 static void dcr_write_mal (void *opaque, int dcrn, uint32_t val)
1627 {
1628 ppc40x_mal_t *mal;
1629 int idx;
1630
1631 mal = opaque;
1632 switch (dcrn) {
1633 case MAL0_CFG:
1634 if (val & 0x80000000)
1635 ppc40x_mal_reset(mal);
1636 mal->cfg = val & 0x00FFC087;
1637 break;
1638 case MAL0_ESR:
1639 /* Read/clear */
1640 mal->esr &= ~val;
1641 break;
1642 case MAL0_IER:
1643 mal->ier = val & 0x0000001F;
1644 break;
1645 case MAL0_TXCASR:
1646 mal->txcasr = val & 0xF0000000;
1647 break;
1648 case MAL0_TXCARR:
1649 mal->txcarr = val & 0xF0000000;
1650 break;
1651 case MAL0_TXEOBISR:
1652 /* Read/clear */
1653 mal->txeobisr &= ~val;
1654 break;
1655 case MAL0_TXDEIR:
1656 /* Read/clear */
1657 mal->txdeir &= ~val;
1658 break;
1659 case MAL0_RXCASR:
1660 mal->rxcasr = val & 0xC0000000;
1661 break;
1662 case MAL0_RXCARR:
1663 mal->rxcarr = val & 0xC0000000;
1664 break;
1665 case MAL0_RXEOBISR:
1666 /* Read/clear */
1667 mal->rxeobisr &= ~val;
1668 break;
1669 case MAL0_RXDEIR:
1670 /* Read/clear */
1671 mal->rxdeir &= ~val;
1672 break;
1673 case MAL0_TXCTP0R:
1674 idx = 0;
1675 goto update_tx_ptr;
1676 case MAL0_TXCTP1R:
1677 idx = 1;
1678 goto update_tx_ptr;
1679 case MAL0_TXCTP2R:
1680 idx = 2;
1681 goto update_tx_ptr;
1682 case MAL0_TXCTP3R:
1683 idx = 3;
1684 update_tx_ptr:
1685 mal->txctpr[idx] = val;
1686 break;
1687 case MAL0_RXCTP0R:
1688 idx = 0;
1689 goto update_rx_ptr;
1690 case MAL0_RXCTP1R:
1691 idx = 1;
1692 update_rx_ptr:
1693 mal->rxctpr[idx] = val;
1694 break;
1695 case MAL0_RCBS0:
1696 idx = 0;
1697 goto update_rx_size;
1698 case MAL0_RCBS1:
1699 idx = 1;
1700 update_rx_size:
1701 mal->rcbs[idx] = val & 0x000000FF;
1702 break;
1703 }
1704 }
1705
1706 static void ppc40x_mal_reset (void *opaque)
1707 {
1708 ppc40x_mal_t *mal;
1709
1710 mal = opaque;
1711 mal->cfg = 0x0007C000;
1712 mal->esr = 0x00000000;
1713 mal->ier = 0x00000000;
1714 mal->rxcasr = 0x00000000;
1715 mal->rxdeir = 0x00000000;
1716 mal->rxeobisr = 0x00000000;
1717 mal->txcasr = 0x00000000;
1718 mal->txdeir = 0x00000000;
1719 mal->txeobisr = 0x00000000;
1720 }
1721
1722 static void ppc405_mal_init(CPUPPCState *env, qemu_irq irqs[4])
1723 {
1724 ppc40x_mal_t *mal;
1725 int i;
1726
1727 mal = g_malloc0(sizeof(ppc40x_mal_t));
1728 for (i = 0; i < 4; i++)
1729 mal->irqs[i] = irqs[i];
1730 qemu_register_reset(&ppc40x_mal_reset, mal);
1731 ppc_dcr_register(env, MAL0_CFG,
1732 mal, &dcr_read_mal, &dcr_write_mal);
1733 ppc_dcr_register(env, MAL0_ESR,
1734 mal, &dcr_read_mal, &dcr_write_mal);
1735 ppc_dcr_register(env, MAL0_IER,
1736 mal, &dcr_read_mal, &dcr_write_mal);
1737 ppc_dcr_register(env, MAL0_TXCASR,
1738 mal, &dcr_read_mal, &dcr_write_mal);
1739 ppc_dcr_register(env, MAL0_TXCARR,
1740 mal, &dcr_read_mal, &dcr_write_mal);
1741 ppc_dcr_register(env, MAL0_TXEOBISR,
1742 mal, &dcr_read_mal, &dcr_write_mal);
1743 ppc_dcr_register(env, MAL0_TXDEIR,
1744 mal, &dcr_read_mal, &dcr_write_mal);
1745 ppc_dcr_register(env, MAL0_RXCASR,
1746 mal, &dcr_read_mal, &dcr_write_mal);
1747 ppc_dcr_register(env, MAL0_RXCARR,
1748 mal, &dcr_read_mal, &dcr_write_mal);
1749 ppc_dcr_register(env, MAL0_RXEOBISR,
1750 mal, &dcr_read_mal, &dcr_write_mal);
1751 ppc_dcr_register(env, MAL0_RXDEIR,
1752 mal, &dcr_read_mal, &dcr_write_mal);
1753 ppc_dcr_register(env, MAL0_TXCTP0R,
1754 mal, &dcr_read_mal, &dcr_write_mal);
1755 ppc_dcr_register(env, MAL0_TXCTP1R,
1756 mal, &dcr_read_mal, &dcr_write_mal);
1757 ppc_dcr_register(env, MAL0_TXCTP2R,
1758 mal, &dcr_read_mal, &dcr_write_mal);
1759 ppc_dcr_register(env, MAL0_TXCTP3R,
1760 mal, &dcr_read_mal, &dcr_write_mal);
1761 ppc_dcr_register(env, MAL0_RXCTP0R,
1762 mal, &dcr_read_mal, &dcr_write_mal);
1763 ppc_dcr_register(env, MAL0_RXCTP1R,
1764 mal, &dcr_read_mal, &dcr_write_mal);
1765 ppc_dcr_register(env, MAL0_RCBS0,
1766 mal, &dcr_read_mal, &dcr_write_mal);
1767 ppc_dcr_register(env, MAL0_RCBS1,
1768 mal, &dcr_read_mal, &dcr_write_mal);
1769 }
1770
1771 /*****************************************************************************/
1772 /* SPR */
1773 void ppc40x_core_reset (CPUPPCState *env)
1774 {
1775 target_ulong dbsr;
1776
1777 printf("Reset PowerPC core\n");
1778 cpu_interrupt(env, CPU_INTERRUPT_RESET);
1779 dbsr = env->spr[SPR_40x_DBSR];
1780 dbsr &= ~0x00000300;
1781 dbsr |= 0x00000100;
1782 env->spr[SPR_40x_DBSR] = dbsr;
1783 }
1784
1785 void ppc40x_chip_reset (CPUPPCState *env)
1786 {
1787 target_ulong dbsr;
1788
1789 printf("Reset PowerPC chip\n");
1790 cpu_interrupt(env, CPU_INTERRUPT_RESET);
1791 /* XXX: TODO reset all internal peripherals */
1792 dbsr = env->spr[SPR_40x_DBSR];
1793 dbsr &= ~0x00000300;
1794 dbsr |= 0x00000200;
1795 env->spr[SPR_40x_DBSR] = dbsr;
1796 }
1797
1798 void ppc40x_system_reset (CPUPPCState *env)
1799 {
1800 printf("Reset PowerPC system\n");
1801 qemu_system_reset_request();
1802 }
1803
1804 void store_40x_dbcr0 (CPUPPCState *env, uint32_t val)
1805 {
1806 switch ((val >> 28) & 0x3) {
1807 case 0x0:
1808 /* No action */
1809 break;
1810 case 0x1:
1811 /* Core reset */
1812 ppc40x_core_reset(env);
1813 break;
1814 case 0x2:
1815 /* Chip reset */
1816 ppc40x_chip_reset(env);
1817 break;
1818 case 0x3:
1819 /* System reset */
1820 ppc40x_system_reset(env);
1821 break;
1822 }
1823 }
1824
1825 /*****************************************************************************/
1826 /* PowerPC 405CR */
1827 enum {
1828 PPC405CR_CPC0_PLLMR = 0x0B0,
1829 PPC405CR_CPC0_CR0 = 0x0B1,
1830 PPC405CR_CPC0_CR1 = 0x0B2,
1831 PPC405CR_CPC0_PSR = 0x0B4,
1832 PPC405CR_CPC0_JTAGID = 0x0B5,
1833 PPC405CR_CPC0_ER = 0x0B9,
1834 PPC405CR_CPC0_FR = 0x0BA,
1835 PPC405CR_CPC0_SR = 0x0BB,
1836 };
1837
1838 enum {
1839 PPC405CR_CPU_CLK = 0,
1840 PPC405CR_TMR_CLK = 1,
1841 PPC405CR_PLB_CLK = 2,
1842 PPC405CR_SDRAM_CLK = 3,
1843 PPC405CR_OPB_CLK = 4,
1844 PPC405CR_EXT_CLK = 5,
1845 PPC405CR_UART_CLK = 6,
1846 PPC405CR_CLK_NB = 7,
1847 };
1848
1849 typedef struct ppc405cr_cpc_t ppc405cr_cpc_t;
1850 struct ppc405cr_cpc_t {
1851 clk_setup_t clk_setup[PPC405CR_CLK_NB];
1852 uint32_t sysclk;
1853 uint32_t psr;
1854 uint32_t cr0;
1855 uint32_t cr1;
1856 uint32_t jtagid;
1857 uint32_t pllmr;
1858 uint32_t er;
1859 uint32_t fr;
1860 };
1861
1862 static void ppc405cr_clk_setup (ppc405cr_cpc_t *cpc)
1863 {
1864 uint64_t VCO_out, PLL_out;
1865 uint32_t CPU_clk, TMR_clk, SDRAM_clk, PLB_clk, OPB_clk, EXT_clk, UART_clk;
1866 int M, D0, D1, D2;
1867
1868 D0 = ((cpc->pllmr >> 26) & 0x3) + 1; /* CBDV */
1869 if (cpc->pllmr & 0x80000000) {
1870 D1 = (((cpc->pllmr >> 20) - 1) & 0xF) + 1; /* FBDV */
1871 D2 = 8 - ((cpc->pllmr >> 16) & 0x7); /* FWDVA */
1872 M = D0 * D1 * D2;
1873 VCO_out = cpc->sysclk * M;
1874 if (VCO_out < 400000000 || VCO_out > 800000000) {
1875 /* PLL cannot lock */
1876 cpc->pllmr &= ~0x80000000;
1877 goto bypass_pll;
1878 }
1879 PLL_out = VCO_out / D2;
1880 } else {
1881 /* Bypass PLL */
1882 bypass_pll:
1883 M = D0;
1884 PLL_out = cpc->sysclk * M;
1885 }
1886 CPU_clk = PLL_out;
1887 if (cpc->cr1 & 0x00800000)
1888 TMR_clk = cpc->sysclk; /* Should have a separate clock */
1889 else
1890 TMR_clk = CPU_clk;
1891 PLB_clk = CPU_clk / D0;
1892 SDRAM_clk = PLB_clk;
1893 D0 = ((cpc->pllmr >> 10) & 0x3) + 1;
1894 OPB_clk = PLB_clk / D0;
1895 D0 = ((cpc->pllmr >> 24) & 0x3) + 2;
1896 EXT_clk = PLB_clk / D0;
1897 D0 = ((cpc->cr0 >> 1) & 0x1F) + 1;
1898 UART_clk = CPU_clk / D0;
1899 /* Setup CPU clocks */
1900 clk_setup(&cpc->clk_setup[PPC405CR_CPU_CLK], CPU_clk);
1901 /* Setup time-base clock */
1902 clk_setup(&cpc->clk_setup[PPC405CR_TMR_CLK], TMR_clk);
1903 /* Setup PLB clock */
1904 clk_setup(&cpc->clk_setup[PPC405CR_PLB_CLK], PLB_clk);
1905 /* Setup SDRAM clock */
1906 clk_setup(&cpc->clk_setup[PPC405CR_SDRAM_CLK], SDRAM_clk);
1907 /* Setup OPB clock */
1908 clk_setup(&cpc->clk_setup[PPC405CR_OPB_CLK], OPB_clk);
1909 /* Setup external clock */
1910 clk_setup(&cpc->clk_setup[PPC405CR_EXT_CLK], EXT_clk);
1911 /* Setup UART clock */
1912 clk_setup(&cpc->clk_setup[PPC405CR_UART_CLK], UART_clk);
1913 }
1914
1915 static uint32_t dcr_read_crcpc (void *opaque, int dcrn)
1916 {
1917 ppc405cr_cpc_t *cpc;
1918 uint32_t ret;
1919
1920 cpc = opaque;
1921 switch (dcrn) {
1922 case PPC405CR_CPC0_PLLMR:
1923 ret = cpc->pllmr;
1924 break;
1925 case PPC405CR_CPC0_CR0:
1926 ret = cpc->cr0;
1927 break;
1928 case PPC405CR_CPC0_CR1:
1929 ret = cpc->cr1;
1930 break;
1931 case PPC405CR_CPC0_PSR:
1932 ret = cpc->psr;
1933 break;
1934 case PPC405CR_CPC0_JTAGID:
1935 ret = cpc->jtagid;
1936 break;
1937 case PPC405CR_CPC0_ER:
1938 ret = cpc->er;
1939 break;
1940 case PPC405CR_CPC0_FR:
1941 ret = cpc->fr;
1942 break;
1943 case PPC405CR_CPC0_SR:
1944 ret = ~(cpc->er | cpc->fr) & 0xFFFF0000;
1945 break;
1946 default:
1947 /* Avoid gcc warning */
1948 ret = 0;
1949 break;
1950 }
1951
1952 return ret;
1953 }
1954
1955 static void dcr_write_crcpc (void *opaque, int dcrn, uint32_t val)
1956 {
1957 ppc405cr_cpc_t *cpc;
1958
1959 cpc = opaque;
1960 switch (dcrn) {
1961 case PPC405CR_CPC0_PLLMR:
1962 cpc->pllmr = val & 0xFFF77C3F;
1963 break;
1964 case PPC405CR_CPC0_CR0:
1965 cpc->cr0 = val & 0x0FFFFFFE;
1966 break;
1967 case PPC405CR_CPC0_CR1:
1968 cpc->cr1 = val & 0x00800000;
1969 break;
1970 case PPC405CR_CPC0_PSR:
1971 /* Read-only */
1972 break;
1973 case PPC405CR_CPC0_JTAGID:
1974 /* Read-only */
1975 break;
1976 case PPC405CR_CPC0_ER:
1977 cpc->er = val & 0xBFFC0000;
1978 break;
1979 case PPC405CR_CPC0_FR:
1980 cpc->fr = val & 0xBFFC0000;
1981 break;
1982 case PPC405CR_CPC0_SR:
1983 /* Read-only */
1984 break;
1985 }
1986 }
1987
1988 static void ppc405cr_cpc_reset (void *opaque)
1989 {
1990 ppc405cr_cpc_t *cpc;
1991 int D;
1992
1993 cpc = opaque;
1994 /* Compute PLLMR value from PSR settings */
1995 cpc->pllmr = 0x80000000;
1996 /* PFWD */
1997 switch ((cpc->psr >> 30) & 3) {
1998 case 0:
1999 /* Bypass */
2000 cpc->pllmr &= ~0x80000000;
2001 break;
2002 case 1:
2003 /* Divide by 3 */
2004 cpc->pllmr |= 5 << 16;
2005 break;
2006 case 2:
2007 /* Divide by 4 */
2008 cpc->pllmr |= 4 << 16;
2009 break;
2010 case 3:
2011 /* Divide by 6 */
2012 cpc->pllmr |= 2 << 16;
2013 break;
2014 }
2015 /* PFBD */
2016 D = (cpc->psr >> 28) & 3;
2017 cpc->pllmr |= (D + 1) << 20;
2018 /* PT */
2019 D = (cpc->psr >> 25) & 7;
2020 switch (D) {
2021 case 0x2:
2022 cpc->pllmr |= 0x13;
2023 break;
2024 case 0x4:
2025 cpc->pllmr |= 0x15;
2026 break;
2027 case 0x5:
2028 cpc->pllmr |= 0x16;
2029 break;
2030 default:
2031 break;
2032 }
2033 /* PDC */
2034 D = (cpc->psr >> 23) & 3;
2035 cpc->pllmr |= D << 26;
2036 /* ODP */
2037 D = (cpc->psr >> 21) & 3;
2038 cpc->pllmr |= D << 10;
2039 /* EBPD */
2040 D = (cpc->psr >> 17) & 3;
2041 cpc->pllmr |= D << 24;
2042 cpc->cr0 = 0x0000003C;
2043 cpc->cr1 = 0x2B0D8800;
2044 cpc->er = 0x00000000;
2045 cpc->fr = 0x00000000;
2046 ppc405cr_clk_setup(cpc);
2047 }
2048
2049 static void ppc405cr_clk_init (ppc405cr_cpc_t *cpc)
2050 {
2051 int D;
2052
2053 /* XXX: this should be read from IO pins */
2054 cpc->psr = 0x00000000; /* 8 bits ROM */
2055 /* PFWD */
2056 D = 0x2; /* Divide by 4 */
2057 cpc->psr |= D << 30;
2058 /* PFBD */
2059 D = 0x1; /* Divide by 2 */
2060 cpc->psr |= D << 28;
2061 /* PDC */
2062 D = 0x1; /* Divide by 2 */
2063 cpc->psr |= D << 23;
2064 /* PT */
2065 D = 0x5; /* M = 16 */
2066 cpc->psr |= D << 25;
2067 /* ODP */
2068 D = 0x1; /* Divide by 2 */
2069 cpc->psr |= D << 21;
2070 /* EBDP */
2071 D = 0x2; /* Divide by 4 */
2072 cpc->psr |= D << 17;
2073 }
2074
2075 static void ppc405cr_cpc_init (CPUPPCState *env, clk_setup_t clk_setup[7],
2076 uint32_t sysclk)
2077 {
2078 ppc405cr_cpc_t *cpc;
2079
2080 cpc = g_malloc0(sizeof(ppc405cr_cpc_t));
2081 memcpy(cpc->clk_setup, clk_setup,
2082 PPC405CR_CLK_NB * sizeof(clk_setup_t));
2083 cpc->sysclk = sysclk;
2084 cpc->jtagid = 0x42051049;
2085 ppc_dcr_register(env, PPC405CR_CPC0_PSR, cpc,
2086 &dcr_read_crcpc, &dcr_write_crcpc);
2087 ppc_dcr_register(env, PPC405CR_CPC0_CR0, cpc,
2088 &dcr_read_crcpc, &dcr_write_crcpc);
2089 ppc_dcr_register(env, PPC405CR_CPC0_CR1, cpc,
2090 &dcr_read_crcpc, &dcr_write_crcpc);
2091 ppc_dcr_register(env, PPC405CR_CPC0_JTAGID, cpc,
2092 &dcr_read_crcpc, &dcr_write_crcpc);
2093 ppc_dcr_register(env, PPC405CR_CPC0_PLLMR, cpc,
2094 &dcr_read_crcpc, &dcr_write_crcpc);
2095 ppc_dcr_register(env, PPC405CR_CPC0_ER, cpc,
2096 &dcr_read_crcpc, &dcr_write_crcpc);
2097 ppc_dcr_register(env, PPC405CR_CPC0_FR, cpc,
2098 &dcr_read_crcpc, &dcr_write_crcpc);
2099 ppc_dcr_register(env, PPC405CR_CPC0_SR, cpc,
2100 &dcr_read_crcpc, &dcr_write_crcpc);
2101 ppc405cr_clk_init(cpc);
2102 qemu_register_reset(ppc405cr_cpc_reset, cpc);
2103 }
2104
2105 CPUPPCState *ppc405cr_init(MemoryRegion *address_space_mem,
2106 MemoryRegion ram_memories[4],
2107 target_phys_addr_t ram_bases[4],
2108 target_phys_addr_t ram_sizes[4],
2109 uint32_t sysclk, qemu_irq **picp,
2110 int do_init)
2111 {
2112 clk_setup_t clk_setup[PPC405CR_CLK_NB];
2113 qemu_irq dma_irqs[4];
2114 CPUPPCState *env;
2115 qemu_irq *pic, *irqs;
2116
2117 memset(clk_setup, 0, sizeof(clk_setup));
2118 env = ppc4xx_init("405cr", &clk_setup[PPC405CR_CPU_CLK],
2119 &clk_setup[PPC405CR_TMR_CLK], sysclk);
2120 /* Memory mapped devices registers */
2121 /* PLB arbitrer */
2122 ppc4xx_plb_init(env);
2123 /* PLB to OPB bridge */
2124 ppc4xx_pob_init(env);
2125 /* OBP arbitrer */
2126 ppc4xx_opba_init(0xef600600);
2127 /* Universal interrupt controller */
2128 irqs = g_malloc0(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
2129 irqs[PPCUIC_OUTPUT_INT] =
2130 ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
2131 irqs[PPCUIC_OUTPUT_CINT] =
2132 ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_CINT];
2133 pic = ppcuic_init(env, irqs, 0x0C0, 0, 1);
2134 *picp = pic;
2135 /* SDRAM controller */
2136 ppc4xx_sdram_init(env, pic[14], 1, ram_memories,
2137 ram_bases, ram_sizes, do_init);
2138 /* External bus controller */
2139 ppc405_ebc_init(env);
2140 /* DMA controller */
2141 dma_irqs[0] = pic[26];
2142 dma_irqs[1] = pic[25];
2143 dma_irqs[2] = pic[24];
2144 dma_irqs[3] = pic[23];
2145 ppc405_dma_init(env, dma_irqs);
2146 /* Serial ports */
2147 if (serial_hds[0] != NULL) {
2148 serial_mm_init(address_space_mem, 0xef600300, 0, pic[0],
2149 PPC_SERIAL_MM_BAUDBASE, serial_hds[0],
2150 DEVICE_BIG_ENDIAN);
2151 }
2152 if (serial_hds[1] != NULL) {
2153 serial_mm_init(address_space_mem, 0xef600400, 0, pic[1],
2154 PPC_SERIAL_MM_BAUDBASE, serial_hds[1],
2155 DEVICE_BIG_ENDIAN);
2156 }
2157 /* IIC controller */
2158 ppc405_i2c_init(0xef600500, pic[2]);
2159 /* GPIO */
2160 ppc405_gpio_init(0xef600700);
2161 /* CPU control */
2162 ppc405cr_cpc_init(env, clk_setup, sysclk);
2163
2164 return env;
2165 }
2166
2167 /*****************************************************************************/
2168 /* PowerPC 405EP */
2169 /* CPU control */
2170 enum {
2171 PPC405EP_CPC0_PLLMR0 = 0x0F0,
2172 PPC405EP_CPC0_BOOT = 0x0F1,
2173 PPC405EP_CPC0_EPCTL = 0x0F3,
2174 PPC405EP_CPC0_PLLMR1 = 0x0F4,
2175 PPC405EP_CPC0_UCR = 0x0F5,
2176 PPC405EP_CPC0_SRR = 0x0F6,
2177 PPC405EP_CPC0_JTAGID = 0x0F7,
2178 PPC405EP_CPC0_PCI = 0x0F9,
2179 #if 0
2180 PPC405EP_CPC0_ER = xxx,
2181 PPC405EP_CPC0_FR = xxx,
2182 PPC405EP_CPC0_SR = xxx,
2183 #endif
2184 };
2185
2186 enum {
2187 PPC405EP_CPU_CLK = 0,
2188 PPC405EP_PLB_CLK = 1,
2189 PPC405EP_OPB_CLK = 2,
2190 PPC405EP_EBC_CLK = 3,
2191 PPC405EP_MAL_CLK = 4,
2192 PPC405EP_PCI_CLK = 5,
2193 PPC405EP_UART0_CLK = 6,
2194 PPC405EP_UART1_CLK = 7,
2195 PPC405EP_CLK_NB = 8,
2196 };
2197
2198 typedef struct ppc405ep_cpc_t ppc405ep_cpc_t;
2199 struct ppc405ep_cpc_t {
2200 uint32_t sysclk;
2201 clk_setup_t clk_setup[PPC405EP_CLK_NB];
2202 uint32_t boot;
2203 uint32_t epctl;
2204 uint32_t pllmr[2];
2205 uint32_t ucr;
2206 uint32_t srr;
2207 uint32_t jtagid;
2208 uint32_t pci;
2209 /* Clock and power management */
2210 uint32_t er;
2211 uint32_t fr;
2212 uint32_t sr;
2213 };
2214
2215 static void ppc405ep_compute_clocks (ppc405ep_cpc_t *cpc)
2216 {
2217 uint32_t CPU_clk, PLB_clk, OPB_clk, EBC_clk, MAL_clk, PCI_clk;
2218 uint32_t UART0_clk, UART1_clk;
2219 uint64_t VCO_out, PLL_out;
2220 int M, D;
2221
2222 VCO_out = 0;
2223 if ((cpc->pllmr[1] & 0x80000000) && !(cpc->pllmr[1] & 0x40000000)) {
2224 M = (((cpc->pllmr[1] >> 20) - 1) & 0xF) + 1; /* FBMUL */
2225 #ifdef DEBUG_CLOCKS_LL
2226 printf("FBMUL %01" PRIx32 " %d\n", (cpc->pllmr[1] >> 20) & 0xF, M);
2227 #endif
2228 D = 8 - ((cpc->pllmr[1] >> 16) & 0x7); /* FWDA */
2229 #ifdef DEBUG_CLOCKS_LL
2230 printf("FWDA %01" PRIx32 " %d\n", (cpc->pllmr[1] >> 16) & 0x7, D);
2231 #endif
2232 VCO_out = cpc->sysclk * M * D;
2233 if (VCO_out < 500000000UL || VCO_out > 1000000000UL) {
2234 /* Error - unlock the PLL */
2235 printf("VCO out of range %" PRIu64 "\n", VCO_out);
2236 #if 0
2237 cpc->pllmr[1] &= ~0x80000000;
2238 goto pll_bypass;
2239 #endif
2240 }
2241 PLL_out = VCO_out / D;
2242 /* Pretend the PLL is locked */
2243 cpc->boot |= 0x00000001;
2244 } else {
2245 #if 0
2246 pll_bypass:
2247 #endif
2248 PLL_out = cpc->sysclk;
2249 if (cpc->pllmr[1] & 0x40000000) {
2250 /* Pretend the PLL is not locked */
2251 cpc->boot &= ~0x00000001;
2252 }
2253 }
2254 /* Now, compute all other clocks */
2255 D = ((cpc->pllmr[0] >> 20) & 0x3) + 1; /* CCDV */
2256 #ifdef DEBUG_CLOCKS_LL
2257 printf("CCDV %01" PRIx32 " %d\n", (cpc->pllmr[0] >> 20) & 0x3, D);
2258 #endif
2259 CPU_clk = PLL_out / D;
2260 D = ((cpc->pllmr[0] >> 16) & 0x3) + 1; /* CBDV */
2261 #ifdef DEBUG_CLOCKS_LL
2262 printf("CBDV %01" PRIx32 " %d\n", (cpc->pllmr[0] >> 16) & 0x3, D);
2263 #endif
2264 PLB_clk = CPU_clk / D;
2265 D = ((cpc->pllmr[0] >> 12) & 0x3) + 1; /* OPDV */
2266 #ifdef DEBUG_CLOCKS_LL
2267 printf("OPDV %01" PRIx32 " %d\n", (cpc->pllmr[0] >> 12) & 0x3, D);
2268 #endif
2269 OPB_clk = PLB_clk / D;
2270 D = ((cpc->pllmr[0] >> 8) & 0x3) + 2; /* EPDV */
2271 #ifdef DEBUG_CLOCKS_LL
2272 printf("EPDV %01" PRIx32 " %d\n", (cpc->pllmr[0] >> 8) & 0x3, D);
2273 #endif
2274 EBC_clk = PLB_clk / D;
2275 D = ((cpc->pllmr[0] >> 4) & 0x3) + 1; /* MPDV */
2276 #ifdef DEBUG_CLOCKS_LL
2277 printf("MPDV %01" PRIx32 " %d\n", (cpc->pllmr[0] >> 4) & 0x3, D);
2278 #endif
2279 MAL_clk = PLB_clk / D;
2280 D = (cpc->pllmr[0] & 0x3) + 1; /* PPDV */
2281 #ifdef DEBUG_CLOCKS_LL
2282 printf("PPDV %01" PRIx32 " %d\n", cpc->pllmr[0] & 0x3, D);
2283 #endif
2284 PCI_clk = PLB_clk / D;
2285 D = ((cpc->ucr - 1) & 0x7F) + 1; /* U0DIV */
2286 #ifdef DEBUG_CLOCKS_LL
2287 printf("U0DIV %01" PRIx32 " %d\n", cpc->ucr & 0x7F, D);
2288 #endif
2289 UART0_clk = PLL_out / D;
2290 D = (((cpc->ucr >> 8) - 1) & 0x7F) + 1; /* U1DIV */
2291 #ifdef DEBUG_CLOCKS_LL
2292 printf("U1DIV %01" PRIx32 " %d\n", (cpc->ucr >> 8) & 0x7F, D);
2293 #endif
2294 UART1_clk = PLL_out / D;
2295 #ifdef DEBUG_CLOCKS
2296 printf("Setup PPC405EP clocks - sysclk %" PRIu32 " VCO %" PRIu64
2297 " PLL out %" PRIu64 " Hz\n", cpc->sysclk, VCO_out, PLL_out);
2298 printf("CPU %" PRIu32 " PLB %" PRIu32 " OPB %" PRIu32 " EBC %" PRIu32
2299 " MAL %" PRIu32 " PCI %" PRIu32 " UART0 %" PRIu32
2300 " UART1 %" PRIu32 "\n",
2301 CPU_clk, PLB_clk, OPB_clk, EBC_clk, MAL_clk, PCI_clk,
2302 UART0_clk, UART1_clk);
2303 #endif
2304 /* Setup CPU clocks */
2305 clk_setup(&cpc->clk_setup[PPC405EP_CPU_CLK], CPU_clk);
2306 /* Setup PLB clock */
2307 clk_setup(&cpc->clk_setup[PPC405EP_PLB_CLK], PLB_clk);
2308 /* Setup OPB clock */
2309 clk_setup(&cpc->clk_setup[PPC405EP_OPB_CLK], OPB_clk);
2310 /* Setup external clock */
2311 clk_setup(&cpc->clk_setup[PPC405EP_EBC_CLK], EBC_clk);
2312 /* Setup MAL clock */
2313 clk_setup(&cpc->clk_setup[PPC405EP_MAL_CLK], MAL_clk);
2314 /* Setup PCI clock */
2315 clk_setup(&cpc->clk_setup[PPC405EP_PCI_CLK], PCI_clk);
2316 /* Setup UART0 clock */
2317 clk_setup(&cpc->clk_setup[PPC405EP_UART0_CLK], UART0_clk);
2318 /* Setup UART1 clock */
2319 clk_setup(&cpc->clk_setup[PPC405EP_UART1_CLK], UART1_clk);
2320 }
2321
2322 static uint32_t dcr_read_epcpc (void *opaque, int dcrn)
2323 {
2324 ppc405ep_cpc_t *cpc;
2325 uint32_t ret;
2326
2327 cpc = opaque;
2328 switch (dcrn) {
2329 case PPC405EP_CPC0_BOOT:
2330 ret = cpc->boot;
2331 break;
2332 case PPC405EP_CPC0_EPCTL:
2333 ret = cpc->epctl;
2334 break;
2335 case PPC405EP_CPC0_PLLMR0:
2336 ret = cpc->pllmr[0];
2337 break;
2338 case PPC405EP_CPC0_PLLMR1:
2339 ret = cpc->pllmr[1];
2340 break;
2341 case PPC405EP_CPC0_UCR:
2342 ret = cpc->ucr;
2343 break;
2344 case PPC405EP_CPC0_SRR:
2345 ret = cpc->srr;
2346 break;
2347 case PPC405EP_CPC0_JTAGID:
2348 ret = cpc->jtagid;
2349 break;
2350 case PPC405EP_CPC0_PCI:
2351 ret = cpc->pci;
2352 break;
2353 default:
2354 /* Avoid gcc warning */
2355 ret = 0;
2356 break;
2357 }
2358
2359 return ret;
2360 }
2361
2362 static void dcr_write_epcpc (void *opaque, int dcrn, uint32_t val)
2363 {
2364 ppc405ep_cpc_t *cpc;
2365
2366 cpc = opaque;
2367 switch (dcrn) {
2368 case PPC405EP_CPC0_BOOT:
2369 /* Read-only register */
2370 break;
2371 case PPC405EP_CPC0_EPCTL:
2372 /* Don't care for now */
2373 cpc->epctl = val & 0xC00000F3;
2374 break;
2375 case PPC405EP_CPC0_PLLMR0:
2376 cpc->pllmr[0] = val & 0x00633333;
2377 ppc405ep_compute_clocks(cpc);
2378 break;
2379 case PPC405EP_CPC0_PLLMR1:
2380 cpc->pllmr[1] = val & 0xC0F73FFF;
2381 ppc405ep_compute_clocks(cpc);
2382 break;
2383 case PPC405EP_CPC0_UCR:
2384 /* UART control - don't care for now */
2385 cpc->ucr = val & 0x003F7F7F;
2386 break;
2387 case PPC405EP_CPC0_SRR:
2388 cpc->srr = val;
2389 break;
2390 case PPC405EP_CPC0_JTAGID:
2391 /* Read-only */
2392 break;
2393 case PPC405EP_CPC0_PCI:
2394 cpc->pci = val;
2395 break;
2396 }
2397 }
2398
2399 static void ppc405ep_cpc_reset (void *opaque)
2400 {
2401 ppc405ep_cpc_t *cpc = opaque;
2402
2403 cpc->boot = 0x00000010; /* Boot from PCI - IIC EEPROM disabled */
2404 cpc->epctl = 0x00000000;
2405 cpc->pllmr[0] = 0x00011010;
2406 cpc->pllmr[1] = 0x40000000;
2407 cpc->ucr = 0x00000000;
2408 cpc->srr = 0x00040000;
2409 cpc->pci = 0x00000000;
2410 cpc->er = 0x00000000;
2411 cpc->fr = 0x00000000;
2412 cpc->sr = 0x00000000;
2413 ppc405ep_compute_clocks(cpc);
2414 }
2415
2416 /* XXX: sysclk should be between 25 and 100 MHz */
2417 static void ppc405ep_cpc_init (CPUPPCState *env, clk_setup_t clk_setup[8],
2418 uint32_t sysclk)
2419 {
2420 ppc405ep_cpc_t *cpc;
2421
2422 cpc = g_malloc0(sizeof(ppc405ep_cpc_t));
2423 memcpy(cpc->clk_setup, clk_setup,
2424 PPC405EP_CLK_NB * sizeof(clk_setup_t));
2425 cpc->jtagid = 0x20267049;
2426 cpc->sysclk = sysclk;
2427 qemu_register_reset(&ppc405ep_cpc_reset, cpc);
2428 ppc_dcr_register(env, PPC405EP_CPC0_BOOT, cpc,
2429 &dcr_read_epcpc, &dcr_write_epcpc);
2430 ppc_dcr_register(env, PPC405EP_CPC0_EPCTL, cpc,
2431 &dcr_read_epcpc, &dcr_write_epcpc);
2432 ppc_dcr_register(env, PPC405EP_CPC0_PLLMR0, cpc,
2433 &dcr_read_epcpc, &dcr_write_epcpc);
2434 ppc_dcr_register(env, PPC405EP_CPC0_PLLMR1, cpc,
2435 &dcr_read_epcpc, &dcr_write_epcpc);
2436 ppc_dcr_register(env, PPC405EP_CPC0_UCR, cpc,
2437 &dcr_read_epcpc, &dcr_write_epcpc);
2438 ppc_dcr_register(env, PPC405EP_CPC0_SRR, cpc,
2439 &dcr_read_epcpc, &dcr_write_epcpc);
2440 ppc_dcr_register(env, PPC405EP_CPC0_JTAGID, cpc,
2441 &dcr_read_epcpc, &dcr_write_epcpc);
2442 ppc_dcr_register(env, PPC405EP_CPC0_PCI, cpc,
2443 &dcr_read_epcpc, &dcr_write_epcpc);
2444 #if 0
2445 ppc_dcr_register(env, PPC405EP_CPC0_ER, cpc,
2446 &dcr_read_epcpc, &dcr_write_epcpc);
2447 ppc_dcr_register(env, PPC405EP_CPC0_FR, cpc,
2448 &dcr_read_epcpc, &dcr_write_epcpc);
2449 ppc_dcr_register(env, PPC405EP_CPC0_SR, cpc,
2450 &dcr_read_epcpc, &dcr_write_epcpc);
2451 #endif
2452 }
2453
2454 CPUPPCState *ppc405ep_init(MemoryRegion *address_space_mem,
2455 MemoryRegion ram_memories[2],
2456 target_phys_addr_t ram_bases[2],
2457 target_phys_addr_t ram_sizes[2],
2458 uint32_t sysclk, qemu_irq **picp,
2459 int do_init)
2460 {
2461 clk_setup_t clk_setup[PPC405EP_CLK_NB], tlb_clk_setup;
2462 qemu_irq dma_irqs[4], gpt_irqs[5], mal_irqs[4];
2463 CPUPPCState *env;
2464 qemu_irq *pic, *irqs;
2465
2466 memset(clk_setup, 0, sizeof(clk_setup));
2467 /* init CPUs */
2468 env = ppc4xx_init("405ep", &clk_setup[PPC405EP_CPU_CLK],
2469 &tlb_clk_setup, sysclk);
2470 clk_setup[PPC405EP_CPU_CLK].cb = tlb_clk_setup.cb;
2471 clk_setup[PPC405EP_CPU_CLK].opaque = tlb_clk_setup.opaque;
2472 /* Internal devices init */
2473 /* Memory mapped devices registers */
2474 /* PLB arbitrer */
2475 ppc4xx_plb_init(env);
2476 /* PLB to OPB bridge */
2477 ppc4xx_pob_init(env);
2478 /* OBP arbitrer */
2479 ppc4xx_opba_init(0xef600600);
2480 /* Initialize timers */
2481 ppc_booke_timers_init(env, sysclk, 0);
2482 /* Universal interrupt controller */
2483 irqs = g_malloc0(sizeof(qemu_irq) * PPCUIC_OUTPUT_NB);
2484 irqs[PPCUIC_OUTPUT_INT] =
2485 ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_INT];
2486 irqs[PPCUIC_OUTPUT_CINT] =
2487 ((qemu_irq *)env->irq_inputs)[PPC40x_INPUT_CINT];
2488 pic = ppcuic_init(env, irqs, 0x0C0, 0, 1);
2489 *picp = pic;
2490 /* SDRAM controller */
2491 /* XXX 405EP has no ECC interrupt */
2492 ppc4xx_sdram_init(env, pic[17], 2, ram_memories,
2493 ram_bases, ram_sizes, do_init);
2494 /* External bus controller */
2495 ppc405_ebc_init(env);
2496 /* DMA controller */
2497 dma_irqs[0] = pic[5];
2498 dma_irqs[1] = pic[6];
2499 dma_irqs[2] = pic[7];
2500 dma_irqs[3] = pic[8];
2501 ppc405_dma_init(env, dma_irqs);
2502 /* IIC controller */
2503 ppc405_i2c_init(0xef600500, pic[2]);
2504 /* GPIO */
2505 ppc405_gpio_init(0xef600700);
2506 /* Serial ports */
2507 if (serial_hds[0] != NULL) {
2508 serial_mm_init(address_space_mem, 0xef600300, 0, pic[0],
2509 PPC_SERIAL_MM_BAUDBASE, serial_hds[0],
2510 DEVICE_BIG_ENDIAN);
2511 }
2512 if (serial_hds[1] != NULL) {
2513 serial_mm_init(address_space_mem, 0xef600400, 0, pic[1],
2514 PPC_SERIAL_MM_BAUDBASE, serial_hds[1],
2515 DEVICE_BIG_ENDIAN);
2516 }
2517 /* OCM */
2518 ppc405_ocm_init(env);
2519 /* GPT */
2520 gpt_irqs[0] = pic[19];
2521 gpt_irqs[1] = pic[20];
2522 gpt_irqs[2] = pic[21];
2523 gpt_irqs[3] = pic[22];
2524 gpt_irqs[4] = pic[23];
2525 ppc4xx_gpt_init(0xef600000, gpt_irqs);
2526 /* PCI */
2527 /* Uses pic[3], pic[16], pic[18] */
2528 /* MAL */
2529 mal_irqs[0] = pic[11];
2530 mal_irqs[1] = pic[12];
2531 mal_irqs[2] = pic[13];
2532 mal_irqs[3] = pic[14];
2533 ppc405_mal_init(env, mal_irqs);
2534 /* Ethernet */
2535 /* Uses pic[9], pic[15], pic[17] */
2536 /* CPU control */
2537 ppc405ep_cpc_init(env, clk_setup, sysclk);
2538
2539 return env;
2540 }
QEMU mirror